



Integrated Device Technology, Inc.

256K x 32 BiCMOS/CMOS STATIC RAM MODULE

PRELIMINARY
IDT7M4077

FEATURES:

- High density 8 megabit static RAM module
- Low profile 64 pin sidebraze DIP (Dual In-line Package)
- Very fast access time: 15ns (max.)
- Surface mounted leadless chip carrier (LCC) components on an multilayer ceramic substrate
- Single 5V ($\pm 10\%$) power supply
- Inputs/outputs directly TTL compatible
- Multiple GND pins and decoupling capacitors for maximum noise immunity

DESCRIPTION:


The IDT7M4077 is a 256K x 32 static RAM module constructed on a multilayer ceramic substrate using eight 256Kx4 static RAMs in leadless chip carrier (LCC) packages. Availability of four write enable lines (one for each group of two RAMs) provides byte write capability. The IDT7M4077 is available with access time as fast as 15ns with minimal power consumption.

The IDT7M4077 is packaged in a 64 pin sidebraze DIP (Dual In-line Package). The DIP configuration allows 64 pins to be placed on a package 3.5 inches long, 0.6 inches wide and 0.31 inches thick.

All inputs and outputs of the IDT7M4077 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.


PIN CONFIGURATION



DIP
TOP VIEW

2814 drw 01

FUNCTIONAL BLOCK DIAGRAM



2814 drw 02

PIN NAMES

I/O0-31	Data Inputs/Outputs
A0-17	Addresses
CS	Chip Select
WE0-3	Write Enables
OE	Output Enable
Vcc	Power
GND	Ground

2814 tbl 01

BiCMOS and CMOS are trademarks of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1992

©1992 Integrated Device Technology, Inc.

DSC-7077/1

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE: 2814 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 2814 tbl 03

- VIL (min) = -1.5V for pulse width less than 10ns.

DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ±10%, TA = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min	Max.	Unit
ILI	Input Leakage (Address and Control)	VCC = Max.; VIN = GND to VCC	—	80	µA
ILI	Input Leakage (Data)	VCC = Max.; VIN = GND to VCC	—	10	µA
ILI	Input Leakage (WE)	VCC = Max.; VIN = GND to VCC	—	20	µA
ILO	Output Leakage	VCC = Max.; CS = VIH, VOUT = GND to VCC	—	10	µA
VOL	Output Low	VCC = Min., IOL = 8mA	—	0.4	V
VOH	Output High	VCC = Min., IOH = -4mA	2.4	—	V

2814 tbl 07

Symbol	Parameter	Test Conditions	7M4077 ^(1,2)		7M4077 ⁽³⁾		Unit
			Military Max.	Comm. Max.	Military Max.	Comm. Max.	
ICC	Dynamic Operating Current	f = fMAX; CS = VIL VCC = Max.; Output Open	1760	1600	1500	1200	mA
ISB	Standby Supply Current	CS ≥ VIH, VCC = Max. Outputs Open, f = fMAX	720	600	600	480	mA
ISB1	Full Standby Supply Current	CS ≥ VCC - 0.2V; f = 0 VIN > VCC - 0.2V or < 0.2V	400	320	320	80	mA

2814 tbl 08

NOTES:

- Preliminary specifications only.
- 15-20ns versions only.
- 25-55ns versions only.

TRUTH TABLE

Mode	CS	OE	WE	Output	Power
Standby	H	X	X	High Z	Standby
Read	L	L	H	DATAOUT	Active
Write	L	X	L	DATAIN	Active
Read	L	H	H	High-Z	Active

2814 tbl 04

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIO	I/O Capacitance (Data)	V(IN) = 0V	15	pF
CIN1	Input Capacitance (Address & Control)	V(IN) = 0V	90	pF
CIN2	Input Capacitance (WE)	V(IN) = 0V	35	pF

NOTE:

- This parameter is guaranteed by design but not tested.

2814 tbl 05

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2814 tbl 06


7

9-15-2

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4

2814 tbi 09



2814 drw 03


Figure 1. Output Load



2814 drw 04


Figure 1. Output Load
 (for tOLZ, tCHZ, tCLZ, tWHZ, tOW)

*Includes scope and jig.



2814 drw 05

Figure 3. Alternate Output Load



2814 drw 06

Figure 4. Alternate Lumped Capacitive Load,
 Typical Derating

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ±10%, T_A = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameter	7M4077SxxC, 7M4077SxxCB						Unit
		-15 ⁽²⁾		-17 ⁽²⁾		-20 ⁽²⁾		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
tRC	Read Cycle Time	15	—	17	—	20	—	ns
tAA	Address Access Time	—	15	—	17	—	20	ns
tACS	Chip Select Access Time	—	15	—	17	—	20	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	3	—	ns
tOE	Output Enable to Output Valid	—	8	—	10	—	12	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High Z	—	8	—	8	—	10	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	—	8	—	8	—	10	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
Write Cycle								
tWC	Write Cycle Time	15	—	17	—	20	—	ns
tCW	Chip Select to End of Write	12	—	15	—	17	—	ns
tAW	Address Valid to End of Write	12	—	15	—	17	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWP	Write Pulse Width	12	—	15	—	17	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	8	—	10	—	13	ns
tDW	Data to Write Time Overlap	10	—	10	—	15	—	ns
tDH	Data Hold from Write Time	0	—	0	—	0	—	ns
tOW ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	ns

2814 tbl 10

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ±10%, T_A = -55°C to +125°C and 0°C to +70°C)


Symbol	Parameter	7M4077SxxC, 7M4077SxxCB										Unit
		-25		-30		-35		-45		-55		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
t _{RC}	Read Cycle Time	25	—	30	—	35	—	45	—	55	—	ns
t _{AA}	Address Access Time	—	25	—	30	—	35	—	45	—	55	ns
t _{ACS}	Chip Select Access Time	—	25	—	30	—	35	—	45	—	55	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	3	—	3	—	3	—	ns
t _{OE}	Output Enable to Output Valid	—	15	—	18	—	23	—	25	—	25	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	0	—	0	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	17	—	20	—	25	—	30	—	30	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	12	—	15	—	20	—	25	—	25	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	3	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	25	—	30	—	35	—	45	—	55	ns
Write Cycle												
t _{WC}	Write Cycle Time	25	—	30	—	35	—	45	—	55	—	ns
t _{CW}	Chip Select to End of Write	20	—	25	—	30	—	40	—	50	—	ns
t _{AW}	Address Valid to End of Write	20	—	25	—	30	—	40	—	50	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	20	—	25	—	30	—	40	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High Z	—	18	—	20	—	23	—	25	—	25	ns
t _{DW}	Data to Write Time Overlap	20	—	20	—	25	—	30	—	30	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	0	—	0	—	ns
t _{OW} ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.


2814 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1^(1,3,4)



2814 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2,4)




2814 drw 08

NOTES:


1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected. $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

7

TIMING WAVEFORM OF WRITE CYCLE NO. 1^(1,2,3,7)




TIMING WAVEFORM OF WRITE CYCLE NO. 2^(1,2,3,5)



NOTES:

1. \overline{WE} or \overline{CS} must be high during all address transitions.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200mV$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

PACKAGE DIMENSIONS



2814 drw 11

7