

VM54750

PULSE DETECTOR WITH FILTER AND SERVO PEAK DETECT

August, 1994

FEATURES

- Compatible with 75 MBits/sec NRZ Data Rate Operation
- Dual Mode VGA Supports AGC and PGC Modes
- Low Z and Fast AGC Modes for Quick Write Recovery
- Programmable Filter with Pulse Slimming
- Multiplexed Filter Tuning Supports Servo and Data Fields
- Demodulation of Servo Bursts
- Low Power (Standby) Mode

DESCRIPTION

The VM54750 consists of a variable gain amplifier (VGA) with an automatic gain control circuit. The automatic gain control (AGC) circuit can be disabled, which allows the VGA to be operated in programmable gain control (PGC) mode.

A seven pole linear phase 0.05 degree equiripple low pass filter (LPF) with pulse slimming is included in the VM54750. Normal and differentiated outputs from the filter are provided with matched delays.


The filter provides for programmable unboosted cutoff frequencies from 3.75MHz to 30MHz. Likewise, the pulse slimming is programmable from 0dB to 13dB.

A pulse detector and qualifier is provided which includes an envelope detector, adjustable dV/dt sensitivity, programmable threshold and independent qualification of negative and positive threshold to suppress error propagation.

A peak detecting servo demodulator with an array of sample and hold amplifiers provides for the demodulation of up to four servo fields.

A low power mode is available through the use of the STBYN pin. In standby mode (STBYN) the VGA, sections of the filter, the PDQ, and the demodulator sections are powered down when STBYN = 0

CONNECTION DIAGRAM




DATA RECOVERY
CIRCUITS

ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage:	
V_{CC}	-0.3V to 7.0V
Input Voltages:	
Digital Input Voltage V_{IN}	-0.3V to $V_{CC} + 0.3V$
Analog Input Voltage V_{IN}	-0.3V to $V_{CC} + 0.3V$
Junction Temperature T_J	150°C
Storage Temperature T_{stg}	-65° to 150°C
Thermal Impedance θ_{JA} :	
52-lead PQFP	70°C/W

RECOMENDED OPERATING CONDITIONS

Supply Voltage:	
V_{CC}	+5V ±10%
Junction Temperature	0° to 125°C

BLOCK DIAGRAM

Gain Control (GC)

The Gain Control section of the VM54750 consists of a wide band variable gain amplifier (VGA) with a charge pump, amplitude detector, and exponentiator. The Gain Control has two modes: Automatic (AGC), and Programmable (PGC) gain control. The mode of the Gain Control is controlled by the PGC digital input.

The read back signal is externally AC coupled into the VGA amplifier on the DIP/DIN pins (see the Block Diagram). The signal is amplified by the VGA and equalized by the 0.05 μ s equiripple low pass filter. The normal output of the filter, FNP/FNN, is externally AC coupled back into the LQP/LQN inputs where it is amplitude detected by the AGC loop and locked to 1.0V_{ppd}. With a nominal filter gain of 1.0 volts/volt, the VGA provides a 1.0V_{ppd} signal to the filter for inputs ranging from 24 to 320 mV_{ppd} on the DIP/DIN pins. A test mode is provided (test mode 5) in which the filter is completely bypassed, and the VGA outputs DOP/DON and filter inputs FIP/FIN are multiplexed to the FNP/FNN and FDP/FDN chip outputs respectively. When in the AGC mode (PGC = 0), the gain of the VGA is controlled by an amplitude detector, charge pump, exponentiator, and CAGCx capacitor, either CAGCD or CAGCS. The amplitude detector determines if the signal level (V_{LQ}) at the LQP/LQN inputs is above or below the target amplitude of 1.0V_{ppd}. If the amplitude is below 1.0V_{ppd}, the normal charging current (I_{QCN}) charges the CAGCx capacitor to increase the gain of the VGA. If the amplitude is greater than 1.0V_{ppd} but below 1.25V_{ppd}, the normal discharging current (I_{QDN}) discharges the CAGCx capacitor to reduce the gain of the VGA. And if the amplitude exceeds 1.25V_{ppd}, a fast discharging current (I_{QDF}) that is 7X the normal discharging current, quickly discharges the CAGCx capacitor until the signal level is back below 1.25V_{ppd}. The magnitude of the normal discharging current (I_{QDN}) is set by an external resistor connected between the REXT pin and ground and is given by the following equation:

$$I_{QDN} = \frac{1.2V}{REXT} \quad (eq. 1)$$

where REXT ranges from 4K Ω to 12K Ω . The normal discharging current is 40X the normal charging current, resulting in an asymmetrical loop response.

A fast recovery from small input signals is provided with a '0'-to-'1' transition on the FSREC input. A fast charging current (I_{QCF}) that is 7X the normal discharging current quickly charges the CAGCx capacitor until the 1.0V_{ppd} signal level is reached, after which the loop resumes normal operation.

There are two AGC capacitors, the CAGCD pin capacitor which is used for the data field when SGATE = 0, and the CAGCS pin capacitor which is used for the servo field when SGATE = 1. This allows the data and servo fields to have independent discharging and charging rates. It also avoids reacquisition of gain at the beginning of the servo and data fields. When HLDN = 0 the discharging and charging currents are disabled, and the AGC action is halted to allow for servo burst measurement.

In the AGC mode, the VGA has an exponential characteristic of gain versus control voltage in order to minimize response time over the entire range of input voltages. Equation (2) expresses the VGA normal mode gain (A_V), in volts/volts, as an exponential function of the control voltage on the selected CAGCx pin.

$$A_V = A_{V(max)} \cdot e^{-\left(\frac{2.8V - V_{CAGCx}}{0.53V}\right)} \quad (eq. 2)$$

where A_{V(max)} is 56 volts/volt and V_{CAGCx} nominally ranges from 1.4V to 2.8V.

When in the PGC mode (PGC = 1), the amplitude detector, charge pump, and exponentiator are disabled, and the gain of the VGA is controlled by a voltage (V_{GC}) forced externally on the CAGCD pin. Gain control remains on the CAGCD pin independent of the state of SGATE. In PGC mode, the VGA has a linear gain versus control voltage characteristic to insure predictable control input response. Equation (3) expresses the VGA gain as a linear function of the control voltage (V_{GC}) on the CAGCD pin.

$$4A_V = 48 \left[1 - \left(\frac{V_{REF} - V_{GC}}{1V} \right) \right] \quad (eq. 3)$$

where V_{REF} is nominally 2.4v and V_{GC} ranges from (V_{REF} - 1.0V) to V_{REF}.

For fast write to read recovery a low input impedance mode is provided. When LOWZ = 1, the gain of the VGA goes to zero, the input impedance is reduced to 1/60th of its normal value, and

the charge pump currents are disabled to retain the gain values set by the CAGCx capacitors. Also, a low impedance is initiated for the on-chip AC coupling capacitors between the VGA output and the filter input. Upon releasing the LOWZ mode, the on-chip coupling capacitors are held in the low impedance mode for an extra 200ns while the VGA restores its gain. This eliminates any transient offset effects that may occur while the loop is locking.

While the VM54750 is idle (STBYN =0), the VGA amplifier is powered down, and the V_{GC} input (CAGCD pin) should be held at the VREF voltage by the user.

Programmable Low Pass Filter (LPF) / Equalizer

The filter is implemented as a 7-pole 0.05 degree linear phase equiripple low pass filter with matched normal and differential outputs. The cutoff frequency and boost equalization are programmable.

The basic building block for the filter is the integrator (g_m-C) stage which consists of a transconductance amplifier driving on-chip capacitors. Figure 2 shows how g_m-C stages are connected to form a bi-quad, which realizes a second-order transfer function. The equation below is the expression for the transfer function of such a bi-quad. In Diagram 3, three of these bi-quads and a single g_m-C stage are cascaded to form a seven-pole low pass filter. In parallel with the final g_m-C stage is a nearly identical single g_m-C stage configured as a high-pass, or differentiator section. The various sections supply normal or differentiated low-pass outputs with matched group delays. The normal output goes to the AGC and servo sections. The differentiated output, along with the normal output, is used by the PDQ block to provide data and servo peak position information. Because the high-pass differentiator stage tracks the other g_m-C stages, the relative gain AOD of the differentiated output to the normal output is nearly constant (at two-thirds the unboosted cutoff frequency) over the range of the cutoff frequency and boost level of the filter, as depicted in Graph 1.




Figure 2: State-Variable Biquad




Figure 1: Filter Block Diagram

$$\frac{V_o}{V_i} = \frac{\omega_o^2}{s^2 + s(\omega_o/Q_o) + \omega_o^2} \tag{eq. 4}$$

where $\omega_o = \frac{\sqrt{g_{m1} \cdot g_{m2}}}{C}$ and $Q_o = \frac{\sqrt{g_{m1} \cdot g_{m3}}}{g_{m2}}$

The filter utilizes transconductor-capacitor (g_m-C) techniques to provide a cutoff frequency (f_C) that is directly proportional to g_m/C. An accurate g_m is derived from the Frequency Cutoff (f_C) DAC input current and an on-chip bandgap voltage using a feedback circuit. The parts are trimmed during wafer probe to compensate for on-chip capacitance variations.

Probe pads F1, F2, and F3 have fusible links that are used for cutoff frequency trimming during wafer test. These pads are not accessible after the part is packaged. The fusible links are between the pads and VEE1 and can be blown open by grounding the appropriate pad and pulsing a current into VEE1.

Fusible Link Truth Table

TDN15	TUP10	TUP5	ΔΔf _C
intact	open	open	+16.0%
intact	open	intact	+10.0%
intact	intact	open	+ 5.0%
intact	intact	intact	0.0%
open	open	open	- 1.0%
open	open	intact	-5.0%
open	intact	open	-10.0%
open	intact	intact	-15.0%

Cutoff frequency is programmed by sourcing a DC current to the IFC pin in the range of 100 to 800 microamperes. Cutoff frequency (f_C), in MHz, is related to the binary control word by the following equation

$$f_c = 3.75 \cdot \text{IFC} \tag{eq. 5}$$

where IFC is in milliamperes.

The gain (g_m) of each g_m-C stage is established using MOS-FET input devices. These devices are operated in the triode region, resulting in a transconductance of:

DATA RECOVERY CIRCUITS



$$g_m = \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot V_{ds} \quad (eq. 6)$$


where μ is the MOSFET channel mobility, C_{ox} is the MOSFET gate oxide capacitance per unit area, W and L are the MOSFET channel width and length respectively, and V_{ds} is the MOSFET drain-to-source voltage. The magnitude of the g_m of each stage is set to the desired cutoff frequency by adjusting V_{ds} . Stage-to-stage g_m ratios determine the shape of the filter transfer function and are achieved by ratioing the MOSFET widths (W).

A filter reference current is generated using external resistors on the RXD and RXS pins and on-chip bandgap references. The current sourced by IFR depends on the state of SGATE as follows:

$$IFR = \frac{1.28V}{RXD} \quad (SGATE = 0) \quad (eq. 7)$$


$$IFR = \frac{1.28V}{RXS} \quad (SGATE=1) \quad (eq. 8)$$

The amount of boost equalization depends on the output of the BOOST DAC. Boost is programmable from 0 to 13dB as measured from the low-frequency gain portion of the frequency domain transfer function to the peak in the transfer function. Graph 1 shows normalized filter response curves with maximum boost for both the normal and differentiated outputs. Graph 2 shows the nominal relationship between the BOOST control word and the resulting boost level. Notice the absence of boost when BOOST is below 4. In this region the bandwidth is being pushed out but the gain doesn't peak above the DC level.




Graph 1: Normal and Differentiated Output Gains

Graph 3 shows the effect of boost on the cutoff frequency. With maximum boost the cutoff frequency is nearly triple the unboosted value. Also shown is gain peak frequency, which for maximum boost achieves a value of over 1.5. Thus, as an example, if the unboosted cutoff frequency is programmed to 30MHz, with maximum boost the peak gain of 13dB will occur at approximately 46MHz, and the net cutoff frequency will be 88MHz.



Graph 2: Ideal Boost (in dB) versus BOOST DAC input


Boost, or pulse slimming, is implemented by feeding the filter input through a variable gain stage to the normally grounded terminals of the capacitors in the first bi-quad. This yields a pair of programmable symmetric zeros on the real axis. Because the resulting transfer function has an added $K \cdot s^2$ in the numerator, the group delay is unaffected by the amount of boost.



Graph 3: Normalized f_c and f_{Peak} versus VBST

Group delay for an ideal 0.05 degree equiripple filter is flat within one percent out to twice the unboosted cutoff frequency. Because group delay is extremely sensitive to device mismatches and parasitic effects, a "real" filter will have variations of several percent. Group delay flatness is defined as the variation about an average value out to the specified frequency. The VM54750 group delay flatness is specified to be less than $\pm 2\%$ out to 1.5 times the unboosted cutoff frequency. It is expressed in percent because the group delay is inversely related to the unboosted cutoff frequency, and is about 24ns at a cutoff of 30MHz. Thus at this cutoff frequency, the group delay varies by less than ± 0.5 ns out to 45MHz. A typical group delay is shown in Graph 4 with measurements displayed.

DATA RECOVERY CIRCUITS



Graph 4: Typical Group Delay of AGC and Filter (with $f_c = 23\text{MHz}$)

The absolute group delay through the Gain Control block and the filter consists of both a fixed delay and a delay that varies inversely with cutoff frequency. The group delay (T_{GD}), in nano-seconds, is expressed below as a function of the cutoff frequency

$$T_{GD} = 6\text{ns} + \frac{0.53}{f_c} \quad (\text{eq. 9})$$

where f_c is the unboosted cutoff frequency in Hz.

Because the filter is AC-coupled from the Gain Control output, a zero occurs at DC and a pole occurs at about 60KHz. This pole-zero pair distorts the frequency response of the filter below frequencies of about 1.3MHz. Test Mode 0 bypasses the Gain Control circuit and AC-coupling network, which allows direct filter measurements from the DIP/DIN pins.

The filter block also generates VREF which serves as a reference voltage for the following analog input control pins: VBST, SETLV, PKTHR, and CAGCD (if PGC asserted). This output is nominally at 2.4 volts with 2mA of source/sink drive capability. A Brokaw bandgap circuit establishes a temperature-compensated voltage which is buffered by an opamp circuit in a voltage-follower configuration. For stable operation this output should not drive more than 100pF of stray capacitance. This output is typically used as an external DAC reference voltage.

Pulse Detector and Qualifier (PDQ)

The PDQ receives filtered analog readback signals from the Read/Write Preamp and delivers qualified logic pulses to the Read Data Separator. Errors due to false peaks are detected in the PDQ and erased in the Data Separator prior to decoding of the data.

Two analog input channels are processed by the PDQ. The timing channel inputs HRP/HRN (HR) are AC coupled from the differentiated output of the filter FDP/FDN. The level qualification channel inputs LQP/LQN (LQ) are AC coupled from the normal outputs of the filter FNP/FNN.

The high resolution signal is converted to digital pulses using a zero-crossing comparator and self-resetting one-shot circuit

having a nominal pulse width of 3.5ns. The timing channel clocks a D-type Flip-Flop on either positive or negative transitions of the HR input. Visibility into the timing channel signals HRCOMP and HRCLK are provided in test mode (see Test Mode description).

The HR pulses are qualified by signals which are derived from the LQ channel. Two comparators indicate when the positive (LP) and negative (LN) extents of the LQ signal exceed a certain percentage of the average peak amplitude of the LQ signal. In addition, two peak detectors qualify consecutive same polarity peaks, if the subsequent peaks are of higher amplitude and have sufficient slope. All subsequent lower amplitude peaks are ignored. The first opposite polarity peak following a valid RDATA pulse is not slope qualified. The digital logic stores the polarity of the peak and qualifies consecutive peaks based on the sensitivity level threshold $V_{TH}(\text{detect})$ set by the PEAK Threshold DAC. If a second peak is qualified, an RDATA pulse is generated with a coincident Erase pulse. Two comparators indicate when the positive (POSPK) and negative (NEGPK) slope detectors exceed the sensitivity level threshold.

The average peak amplitude of the LQ signal is determined by an envelope follower circuit consisting of an input buffer ($A_V = 2$), a rectifier/peak detector, and a unity gain transconductance amplifier (g_m). The buffer stage drives a precision rectifier circuit combining the differential outputs such that the most positive extent of the signal is stored (peak detected) on an internal capacitor (10pF). The storage capacitor charges quickly from its common mode value ($V_{LQ} = 0$) to approximately $V_{LQ}/2$. It's rate of discharge is set by the current I_D , related to the charge pump normal discharging current (I_{QDN}) by the expression

$$I_D = \frac{I_{QDN}}{20} \quad (\text{eq. 10})$$

The envelope follower output voltage (V_{ENVC}) on the ENVC pin 'follows' the peak detector voltage at a rate fixed by the transconductors output currents and the external capacitor ENVC. The transconductors charge and discharge currents, I_{EC} and I_{ED} , are also related to the charge pump normal discharging current (I_{QDN}) by the expressions

$$I_{EC} = 3.32 \cdot I_{QDN} \quad \text{and} \quad I_{ED} = \frac{I_{QDN}}{8} \quad (\text{eq. 11})$$


The charge current is 26.6X the discharge current resulting in an asymmetric response.

The product of the envelope follower output (V_{ENVC}), which is equal to one-half the average peak amplitude of the LQ signal, and the external DC control voltage at the SETLV pin (V_{SETLV}), generated by the analog multiplier circuit, produces a qualification level threshold (V_{TH}) that is proportional to the average peak amplitude of the LQ signal (V_{LQ}) and is given by the following equation:

$$V_{TH(LQ)}(\text{qual}) = V_{LQ} \cdot \left(\frac{V_{REF} - V_{SETLV}}{1V} \right) \quad (\text{eq. 12})$$

where V_{REF} is nominally 2.4V, and V_{SETLV} ranges from ($V_{REF} - 1.1V$) to V_{REF} .

In addition, the product of the envelope follower output and the external DC control voltage at the PKTHR pin (V_{PKTHR}), gener-

PULSE DETECTOR AND QUALIFIER (PDQ) BLOCK DIAGRAM

**DATA RECOVERY
CIRCUITS**

ated by the analog multiplier circuit, produces a detection level threshold for the two peak/slope detectors that is proportional to the average peak amplitude of the LQ signal, and is given by the following equation:

$$V_{TH(PD)}(\text{detect}) = V_{LQ} \cdot \left(\frac{1V + V_{PKTHR} - V_{REF}}{1V} \right) \quad (\text{eq. 13})$$

where V_{REF} is nominally 2.4V, and V_{PKTHR} ranges from ($V_{REF} - 1.1V$) to V_{REF} . The slope detector threshold voltage is referenced to V_{CC} and is compared against the pin voltages of RPOS and RNEG, also referenced to V_{CC} . If the most negative extent of either V_{RPOS} or V_{RNEG} exceeds the sensitivity level threshold, comparator outputs POSPK or NEGPK produce a logical '1'. Qualified consecutive same polarity higher amplitude peaks produce both ERASE and RDATA pulses.

The signal voltages on the RPOS and RNEG pins depend on the external components selected. The RC time constant ($R_x \cdot C_x$) and the LQ signal frequency (f_{LQ}) are both proportional to the magnitude of the voltage (V_{Rx}) across the R_x resistors. The expression for V_{Rx} can be written as

$$V_{Rx} = R_x \cdot C_x \cdot \frac{dV_{LQ}}{dt} \quad (\text{eq. 14})$$

$$= R_x \cdot C_x \cdot 1.0V \cdot \pi \cdot f_{LQ} \cdot \sin(2 \cdot \pi \cdot f_{LQ} \cdot t)$$

where $V_{LQ} = 0.5V \cdot \sin(2 \cdot \pi \cdot f_{LQ} \cdot t)$. And thus the maximum peak voltage across RPOS and RNEG is

$$V_{Rx}(\text{max}) = R_x \cdot C_x \cdot 1.0V \cdot \pi \cdot f_{LQ} \quad (\text{eq. 15})$$

$V_{Rx}(\text{max})$ is frequency dependent, and hence R_x , C_x , and the slope detector sensitivity level (V_{TH}) must be chosen carefully over the frequency range of interest. For normal operation, $V_{Rx}(\text{max}) \geq V_{TH}$ at the minimum signal frequency. The recommended resistance value ranges from 50Ω to 500Ω for R_x , and the capacitance value ranges from 20pF to 200pF for C_x . VTC also recommends using a low threshold of 5% to 30% (high sensitivity). The values chosen should be optimized for system requirements.

The qualified RDATA pulses have provision for external control of the pulse width via an external resistor connected to the RPW pin. The pulse width (PW_{RDATA}) ranges from 3ns to 18ns and is expressed as a function of RPW by the following


$$PW_{RDATA} = 0.5\text{ns}/K\Omega \cdot RPW + 1.8\text{ns} \quad (\text{eq. 16})$$

where RPW is given in $K\Omega$ and ranges from 4KΩ to 32KΩ.

Servo Demodulator

The servo demodulator supports full quadrature demodulation through the use of an array of four peak detector channels. A block diagram for the servo demodulator is shown on the following page. The filtered servo bursts are AC coupled into the chip

SERVO DEMODULATOR BLOCK DIAGRAM



through the LQP and LQN inputs. The signal is amplified immediately to maximize the signal amplitude and reduce mismatch effects introduced by subsequent blocks. The amplified signal is full wave rectified and input to an array of four peak detectors. The peak detector consists of an emitter follower and on-chip hold capacitor. Each peak detector is selectively enabled and detects the peak voltage amplitude of the servo burst. After the peak has been detected, the peak detector is disabled and 'holds' the peak voltage for subsequent processing. A 4:1 analog switch allows each peak detector output to be multiplexed to the servo output. The multiplexed peak detector output and its corresponding reference are buffered before feeding into a difference amplifier. The difference amplifier output is the SRVOUT output pin and is referenced to the SRVREF pin (typically 1.2V).

The peak detectors capture the servo burst information under the control of the DEMOD input signal. Both synchronous and asynchronous modes of operation are supported. In asynchronous mode (MODE = 000_b), on the leading (rising) edge of the DEMOD input pin, the peak detectors are enabled and begin tracking the servo signal asynchronously. Likewise, on the falling edge, the peak detectors are disabled and asynchronously stop tracking the servo signal. In synchronous mode (MODE ≠ 000_b), the leading (rising) edge of the DEMOD input pin is synchronized to an internal clock. The clock is generated by a comparator that detects the high to low zero crossings of the input waveform to the peak detector. The comparator has 60mV of input hysteresis which removes low amplitude noise and yields cleaner clock transitions. The synchronized DEMOD signal causes the peak detectors to sample the input waveform synchronously with the incoming waveform to reduce any charge injection nonlinearity. The MODE[2:0] word (Addr = 1011, bits[7:5]) selects the number of cycles counted by a 5-bit counter. Note that the full wave rectifier causes both halves of a cycle to be peak detected. The definition of the decoding of the MODE[2:0] word is shown in the normal mode register decode table.

Normal Mode Pin Decode and RSPD Resistor Selection

MODE[2:0] word			MODE	NORMAL DEFINITION	SERVO INPUT FREQUENCY	
2	1	0			4MHz	10MHz
0	0	0	0	async mode		
0	0	1	1	4 cycles	4kΩ	1.5kΩ
0	1	0	2	8 cycles		
0	1	1	3	12 cycles		
1	0	0	4	16 cycles		
1	0	1	5	20 cycles		
1	1	0	6	24 cycles		
1	1	1	7	28 cycles	300kΩ	20kΩ

If the proper number of cycles have not arrived when the trailing edge of the DEMOD input pin occurs, then the peak detectors asynchronously progresses to a hold mode as a fail safe feature.

Consecutive cycles of the DEMOD pin cause the A, B, C, and D peak detectors to sample the input waveform. The SHSEL input pin is provided to select the various peak detector outputs. The rising edge of SHSEL causes the selection to change to the A peak detector, the second pulse selects B, etc. The servo demodulator control logic and all peak detectors are reset by a low level on the SRSTN input pin. Upon the low level of SRSTN, the SRVOUT pin is reset to the SRVREF voltage. The servo blocks may also be reset automatically by an internal one-shot. The one-shot initiates a reset pulse of ~500ns when SGATE = 1 and STBYN = 0. This automatic reset feature is useful when going back and forth between servo tracking and standby mode.

DATA RECOVERY CIRCUITS

The RSPD pin gives the user some control of the peak detector bandwidth. A resistor is placed between the RSPD pin and the VCC1 supply. This resistor ties to the collector of each emitter follower in the peak detector. This is shown in Figure 3.




Figure 3: Peak Detector Bandwidth Control Circuitry

When a rising edge comes into the peak detector, the emitter follower charges the capacitor. The charging current flows through the collector and a voltage drop is seen across R_{RSPD} . If $I_C R_{RSPD}$ becomes large enough, the emitter follower will saturate thus limiting further charging of the capacitor. As R_{RSPD} is increased, the effective bandwidth of the peak detector is reduced and lessens the sensitivity to incoming noise spikes in the servo waveform.

$$\text{BandWidth} \propto \frac{1}{RSPD} \quad (\text{eq. 17})$$

The RSPD Resistor Selection Table gives some typical values for RSPD as a function of servo frequency and the number of cycles used for demodulation. These RSPD values are the maximum resistance that may be used and still guarantee that the demodulated signal will reach 99.75% of the final value, given that servo frequency and number of demodulation cycles.

TEST MODES

There are eight test modes that are used in the VM54750 and they are defined in the following paragraphs.

Test Mode Summary:

All test modes are activated by a low level on the HLDN pin, and a high level on the PGC and SRSTN pins. Once this state has been detected, the value on the MODE(2:0) pins will be captured and decoded. Then the corresponding test mode will be activated. The test mode will continue to be active until the SRSTN pin has been detected at a low level. For the most part, test modes act upon the output of the RDATAP/N and ERASEP/N digital output driver pins with the exception on test modes 4 and 5. The test mode which is activated will be selected by the MODE(2:0) pins, as shown in the Test Mode Register Decode Table.

Test Mode Register Decode Table

MODE BITS			MODE	OUTPUT PINS			
2	1	0		RDATAP	RDATAN	ERASEP	ERASEN
0	0	0	0	LP	LN	POSEN	HRCLK
0	0	1	1	POSPK	NEGPK	SCNDPK	HRCOMP
0	1	0	2	SHSEL	DEMODO	LOWZ	FSREC
0	1	1	3	ZCCLK	DEMODOOUT	RST	SRV1S
1	X	X	X	tristate	tristate	tristate	tristate

Test Mode 0 [MODE = 000_b]:

The goal of this test mode is to provide observability of internal signals of the PDQ section. In this test mode the following features are enabled:

- The positive level comparator (*LP*) is connected to the RDATAP pin
- The negative level comparator (*LN*) is connected to the RDATAN pin
- The pulse polarity indicator (*POSEN*) is connected to the ERASEP pin
- The high resolution dual one-shot (*HRCLK*) is connected to the ERASEN pin

Test Mode 1 [MODE = 001_b]:

The goal of this test mode is to provide observability of internal signals of the PDQ section. In this test mode the following features are enabled:

- The positive peak comparator (*POSPK*) is connected to the RDATAP pin
- The negative peak comparator (*NEGPK*) is connected to the RDATAN pin
- The second peak indicator (*SCNDPK*) is connected to the ERASEP pin
- The high resolution comparator (*HRCOMP*) is connected to the ERASEN pin

Test Mode 2 [MODE = 010_b]:

The goal of this test mode is to allow as many digital pin connections as possible to verify in a bed of nails environment. (This technique is referred to as "IO Mapping".) In this test mode the following features are enabled:

- The SHSEL input pin is connected to the RDATAP pin
- The DEMOD input pin is connected to the RDATAN pin
- The LOWZ input pin is connected to the ERASEP pin
- The FSREC input pin is connected to the ERASEN pin

Test Mode 3 [MODE = 011_b]:

The goal of this test mode is to provide observability of internal signals of the demodulator section. In this test mode the following features are enabled:

- The internal signal *ZCCLK* is connected to the RDATAP pin. The *ZCCLK* signal is the output of the servo zero cross comparator and drives the internal synchronous counter. By forcing the LQP/N inputs and observing the *ZCCLK* output signal, the hysteresis of the comparator can be measured.

- The internal signal *DEMODOUT* is connected to the *RDATAN* pin. The *DEMODOUT* signal is an internal synchronized version of the *DEMOD* input. When *DEMOD* goes HI, the *DEMODOUT* signal goes HI two LQP/N cycles later and remains HI for the appropriate number of cycles as programmed by the *MODE* word. The *DEMODOUT* signal allows testing of the *SRVSYNC* 5 bit counter.
- The internal signal *RST* is connected to the *ERASEP* pin. This is an internal reset for the *SRVSYNC* 5 bit counter and simply an inverted version of *DEMODOUT*.
- The internal signal *SRVIS* is connected to the *ERASEN* pin. The *SRVIS* is a one-shot reset pulse for the servo peak detectors. The one-shot pulse width is determined by an on-chip RC time constant. This pulse is generated when the VM54840 is in servo mode and then comes out of standby mode, i.e. *SGATE* is HI and *STBYN* going from LOW to HI. This condition can occur when the drive is in an idle mode. The chip is basically asleep but periodically wakes up to demodulate the servo information and make sure the head is on the center of the track.

Test Mode 4 [MODE = 100_b]:

The goal of this test mode is to isolate the filter block. The *DIP*/*DIN* inputs are multiplexed directly into the filter. The *AGC* output has no effect on the filter in this mode. This allows the filter block to be tested individually. The internal filter tuning voltage is also multiplexed out on the *VREF* pin. The *RDATAP/N* and *ERASEP/N* outputs are tristated for the purposes of a bed of nails PCB testing.

Test Mode 5 [MODE = 101_b]:

The goal of this test mode is to provide observability for the internal nodes of the *VGA*. The *VGA* outputs (*DOP* and *DON*) are connected to the *FNP/N* pins. The filter inputs (*FIP* and *FIN* which are after the *AC* coupling capacitors) are connected to the *FDP/N* pins. The *RDATAP/N* and *ERASEP/N* outputs are tristated for the purposes of a bed of nails PCB testing.

Test Mode 6 [MODE = 110_b]:

The goal of this test mode is to provide a variable current to the charge pump output. The charge pump discharging current (*I_{ODN}*) in this mode is equal to 0.25·*F_CDAC*. The *RDATAP/N* and *ERASEP/N* outputs are tristated for the purposes of a bed of nails PCB testing.

Test Mode 7 [MODE = 111_b]:

The *RDATAP/N* and *ERASEP/N* outputs are tristated for the purposes of a bed of nails PCB testing.

COMPONENT PINS

There are a number of different input and output buffers used on this chip. There are CMOS TTL inputs, Bipolar ECL-like differential outputs, Analog differential inputs, and several analog reference input and output pins. Because of pin limitations some pins serve double duty.

POWER SUPPLY PINS:

<u>PIN NAME</u>	<u>PIN NO.</u>	<u>DESCRIPTION</u>
VCC	11	Digital CMOS Power
VCC1	3	Analog Power
VCC2	24	Digital Bipolar Power

GROUND SUPPLIES PINS:

<u>PIN NAME</u>	<u>PIN NO.</u>	<u>DESCRIPTION</u>
VEE	19	Digital Ground
VEE1	38	Analog Ground
VEE2	51	Substrate Ground

CMOS TTL INPUT PINS:

<u>PIN NAME</u>	<u>PIN NO.</u>	<u>DESCRIPTION</u>
PGC	6	PGC mode control (active high)
FSREC (active High)	7	Fast Recovery mode control
SGATE	8	Servo mode control (active High)
LOWZ (active High)	9	Low Impedance mode control
HLDN Low)	10	AGC Hold mode control (active
SRSTN	12	Servo Reset (active Low)
SHSEL	13	Servo Peak Detector select
DEMOM	14	Demodulation Clock
STBYN Low)	15	Standby mode control (active
MODE (2:0)	16-18	Mode control bits (3)

EXTERNAL PINS:

<u>PIN NAME</u>	<u>PIN NO.</u>	<u>DESCRIPTION</u>
RPW	25	<i>RDATA</i> Pulse Width control, Resistor (4KΩ to 32KΩ) to Ground [see equation (14)]
RNEG	31	Negative Slope Detector Gain control, Resistor (50Ω to 500Ω) to VCC [see equation (13)]
RPOS	32	Positive Slope Detector Gain control, Resistor (50Ω to 500Ω) to VCC [see equation (13)]
RSPD	37	Servo Peak Detector Charge limit, Resistor (0 to 5KΩ) to VCC [see equation (15)]
RXS	45	Servo Frequency Range Control, Resistor (3.8kΩ to 14.1kΩ) to Ground [see equation (8)]

DATA RECOVERY CIRCUITS



RXD 46 Data Frequency Range Control, Resistor (3.8kΩ to 14.1kΩ) to Ground [see equation (7)]

REXT 52 Reference current for the control DACs Resistor (6K) to Ground [see equation (1)]

CAGCD 1 AGC Data Field Gain storage, Capacitor (390pF) to Ground

CAGCS 2 AGC Servo Field Gain storage, Capacitor (390pF) to Ground

NEGPKS 30 Negative Peak Voltage Level storage, Capacitor (20pF to 200pF) to Ground [see equation (13)]

POSPKS 33 Positive Peak Voltage Level storage, Capacitor (20pF to 200pF) to Ground [see equation (13)]

ENVC 34 Envelope Tracking Rate control, Capacitor (1200pF) to Ground

VREF 39 Control Reference Voltage

IFR 44 Filter Tuning Reference Current

CONTROL VOLTAGE OR CURRENT INPUTS PINS:

<u>PIN NAME</u>	<u>PIN NO.</u>	<u>DESCRIPTION</u>
PKTHR voltage	26	Peak threshold sensitivity control
SETLV voltage	27	Detection threshold control
IFC current	47	Filter control frequency control
VBST	48	Filter boost control voltage

ANALOG DIFFERENTIAL INPUT PINS:

<u>PIN NAME</u>	<u>PIN NO.</u>	<u>DESCRIPTION</u>
HRP HRN	28-29	High Resolution Comparator
LQP LQN	35-36	Level Qualifier
DIP DIN	49-50	Read Data Input


BIPOLAR ECL-LIKE DIFFERENTIAL OUTPUT PINS:

<u>PIN NAME</u>	<u>PIN NO.</u>	<u>DESCRIPTION</u>
RDATAN RDATAP	22-23	Pulse Detector Data Output
ERASEN ERASEP	20-21	Pulse Detector Erase Flag
FDN FDP	42-43	Filter Differentiated Output
FNN FNP	40-41	Filter Normal Output

ANALOG OUTPUT PINS:

<u>PIN NAME</u>	<u>PIN NO.</u>	<u>DESCRIPTION</u>
SRVREF	4	Servo Reference Voltage.
SRVOUT output	5	Selected sample & hold amplifier

DATA RECOVERY
CIRCUITS



DATA RECOVERY
CIRCUITS

Figure 4: VM54750 Top-Level Schematic / Logic Blocks



AC AND DC CHARACTERISTICS Recommended operating conditions apply unless otherwise specified 0°C < T_A < 70°C, 4.5V < V_{CC} < 5.5V

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Current	I _{CC}	Read Mode, Data Rate = 24Mbps			<TBD>	mA
		Read Mode, Data Rate = 75 Mbps		150	200	mA
		Standby Mode			<TBD>	mA
Recovery time Standby to fully functional	T _{REC}	AGC within 10% final value, Pulse Detector w/o pulse pairing, Filter cutoff within 10% final value			10	μs

LOGICAL SIGNALS: ALL DIGITAL PINS

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V _{IH}		2.0		V _{CC} + 0.3	V
Input Low Voltage	V _{IL}		-0.3		0.8	V
Input Leakage Current	I _{IL}	V _{IL} = 0.8V			±10	μA
	I _{IH}	V _{IH} = 2.0V			±10	μA
Control Signal rise and fall times	T _{CS}				100	ns
Input Capacitance	C _{IN}				10	pF

DATA RECOVERY
CIRCUITS



GAIN CONTROL

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Common for both AGC and PGC modes						
Input dynamic range	V_{DI}	$V_{DI} = (V_{DIP} - V_{DIN})$ [THD _S applies for 250 to 320mV _{ppd}]	24		320	mV _{ppd}
Input common mode voltage	V_{CMDI}	$V_{CMDI} = (V_{DIP} + V_{DIN})/2$	$V_{CC}-3.1$	V _{CC} -2.7	$V_{CC}-2.3$	V
Differential input resistance	$R_{in(DA)}$	LOWZ = Low	3.0	6.0	9.0	KΩ
		LOWZ = High	50	100	150	Ω
Single ended input impedance	$R_{in(SA)}$	LOWZ = Low	1.5	3.0	4.5	KΩ
		LOWZ = High	25	50	75	Ω
Output common mode voltage	V_{CMFN}	$V_{CMFN} = (V_{FNP} + V_{FNN})/2$ Test Mode 5	$V_{CC}-3.4$	V _{CC} -3.0	$V_{CC}-2.6$	V
Output common mode voltage	V_{CMFD}	$V_{CMFD} = (V_{FDP} + V_{FDN})/2$ Test Mode 5	V _{CC} -3.0	V _{CC} -2.6	V _{CC} -2.2	V
Output offset voltage	V_{OS}	for V_{FN} , over entire gain range, Test Mode 5	-200		200	mV
Output distortion of V_{FN}	THD	$V_{DI} = 250mV_{ppd}$, $V_{FN} \leq 1.1V_{ppd}$, Test Mode 5, 1 st , 2 nd , and 3 rd harmonics only			1.0	%
RX pin voltage	V_{RX}	$R_{ext} = 6K\Omega < TBD >$	1.05	1.2	1.35	V
Only for AGC mode (PGC=Low)						
Output dynamic range	V_{FN}	$V_{FN} = (V_{FNP} - V_{FNN})$ $24mV_{ppd} \leq V_{DI} \leq 250mV_{ppd}$ $4MHz < f_{in} < 30MHz$	0.9		1.1	V _{ppd}
AGC minimum Gain	AV_{min}	$AV = V_{FN}/V_{DI}$ $V_{CAGCD} = 0.8V$, Test Mode 5, 0			4.0	V/V
AGC maximum Gain	AV_{max}	$AV = V_{FN}/V_{DI}$ $V_{CAGCD} = 3.2V$, Test Mode 5, 0	38	50		V/V
Gain settle from -30% V_{DI} step	T_{GD}	$V_{FN} \geq 0.9 \cdot (\text{final value})$		31	TBD	μs
Gain settle from +30% V_{DI} step	T_{GA}	$V_{FN} \leq 1.1 \cdot (\text{final value})$			2.0	μs
Charge Pump Normal Discharging current	I_{QDN}	$0.55v \leq V_{LQ} \leq 0.56v$ (static), $R_{ext} = 6K\Omega$	170	200	230	μA
Charge Pump Fast Discharging current	I_{QDF}	$V_{LQ} \geq 0.70v$ (static)	$6.8 \cdot I_{QDN}$		$7.5 \cdot I_{QDN}$	μA
Charge Pump Normal Charging current	I_{QCN}	$V_{LQ} \leq 0.40v$ (static)	$I_{QDN}+44$		$I_{QDN}+36$	μA
Charge Pump Fast Charging current	I_{QCF}	$V_{LQ} \leq 0.40v$ (static), FSREC Low to High edge triggered	$6.8 \cdot I_{QDN}$		$7.5 \cdot I_{QDN}$	μA
Charge Pump Leakage current	I_{LK}	HLDN = Low	-10		10	nA
Only for PGC mode (PGC=High)						
PGC minimum Gain	AV_{min}	$AV = V_{FN}/V_{DI}$ $VGA_{DAC} = 0h$, Test Mode 5,			4.0	V/V

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
PGC maximum Gain	AV_{max}	$AV = V_{FN}/V_{DI}$ $VGA_{DAC} = 1Fh$, Test Mode 5,	38	50	56	V/V
Gain Control Input Current (CAGCD Input)	I_{GC}	$V_{CAGCD} = V_{REF}$			± 10	μA

⁰ Linearity of 0.5% from 1/8 to 7/8 of 550 mV_{ppd} required.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Common for both AGC and PGC modes						
Special Distortion	THD _S	$250\text{ mV} \leq V_{DI} \leq 320\text{ mV}$, $V_{FN} \leq 1.1V_{ppd}$, Test Mode 5			4	%
Differential input capacitance	$C_{in(DA)}$				10	pF
Input referred noise voltage	V_{IRN}	gain = AV_{max} , BW = 15MHz $V_{DIP} = V_{DIN}$			10	nV/ \sqrt{Hz}
Bandwidth	BW	No AGC action. All gain values.	100			MHz
Common mode rejection ratio	CMRR _G	gain = AV_{max} , $f_{in} = 5\text{MHz}$, $V_{DIP} = V_{DIN} = 100\text{mV}_{pp}$	40			dB
Power supply rejection ratio	PSRR _G	gain = AV_{max} , $f_{in} = 5\text{MHz}$ ΔV_{CC} or $\Delta V_{EE} = 100\text{mV}_{pp}$	45			dB
Only for AGC mode (PGC=Low)						
AGC Gain Sensitivity to CAGCx voltage	AV_{PV}	(Typical range is 1.4v to 2.8v)		17.5		dB/V
Only for PGC mode (PGC=High)						
Settling time to step change in VGA_{DAC}	T_{PGS}	zero to full scale after completion of the write cycle (SERENBN ↑)			300	ns

DATA RECOVERY CIRCUITS
LOW PASS FILTER (7-POLE, 0.05°, EQUIRRIPPLE PHASE)

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Filter cutoff frequency (low end)	f_{Cmin}	$F_{CDAC} = 00h$, $REXT = 6K\Omega$	2.50	3.75	4.50	MHz
Filter cutoff frequency (middle)	f_{Cmid}	$F_{CDAC} = 40h$, $REXT = 6K\Omega$	15.9	16.9	17.8	MHz
Filter cutoff frequency (high end)	f_{Cmax}	$F_{CDAC} = 7Fh$, $REXT = 6K\Omega$	28.5	30	31.5	MHz
Normal lowpass gain (V_{FN} vs. V_{DI})	AO_N	no boost, $F_{CDAC} = 00h$, $REXT = 6K\Omega$, $f_{in} = 4\text{MHz}$, Test Mode 4	-1.0	0	1.0	dB
Differentiated lowpass gain (V_{FD} vs. V_{FN})	AO_D	no boost, $f_{in} = 0.67f_C$, Test Mode 4	$AO_N - 5.0$	$AO_N - 3.5$	$AO_N - 2.3$	dB
Filter Boost (low end)	AB_{min}	$BOOST_{DAC} = 0h$, $REXT = 6K\Omega$		0	0.5	dB
Filter Boost (high end)	AB_{max}	$BOOST_{DAC} = Fh$, $REXT = 6K\Omega$	11.5	13.0	16.0	dB
Normal filter output offset	V_{OSFN}	$V_{DI} = 0.0v$, Test Mode 4	-200		200	mV
Differentiated filter output offset	V_{OSFD}	$V_{DI} = 0.0v$, Test Mode 4	-200		200	mV

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Total harmonic distortion (V_{FN} or V_{FD} vs. V_{DI})	THD _F	$f_{in} = 0.67f_C$, $F_{CDAC} = 7Fh$, $R_{EXT} = 6K\Omega$, $V_{DI} \leq 1.5V_{ppd}$, Test Mode 4, 1 st , 2 nd , and 3 rd harmonics only			1.5	%
Filter Input common mode level (V_{DI})	F _{ICM}	Test Mode 4	V _{CC} -3.1	V _{CC} -2.7	V _{CC} -2.3	V
Phase shift from FNP-N to FDP-N (upper)	PS _{FU}	$f_{in} = 0.67f_C$, $f_C \geq 20MHz$	85	90	95	degree
Phase shift from FNP-N to FDP-N (lower)	PS _{FL}	$f_{in} = 0.67f_C$, $f_C < 20MHz$	87	90	93	degree
IFC Pin Compliance Voltage Range	V _{FC}	$100\mu A \leq I_{FC} < 800\mu A$	0.7		2.3	V
Normal Lowpass Gain (V_{FN} vs. V_{FN})	AO _n	No boost, IFC = 800 μ A, $f_C = 4MHz$, test mode 4	-1.0		1.0	$\delta\beta$
Differentiated lowpass gain (V_{FD} vs. V_{FN})	AO _D	no boost, $f_{in} = 0.67f_C$, Test Mode 4	AO _N -5.0	AO _N -3.5	AO _N -2.3	dB
VBST pin input current limit	I _{BST}	$V_{BST} = V_{REF}$			± 10	μA
Filter Boost (low end)	AB _{min}	$V_{BST} = V_{REF}$		0	0.5	dB
Filter Boost (high end)	AB _{max}	$V_{BST} = V_{REF} - 1.0V$	11.5	13.0	16.0	dB
Normal filter output offset	V _{OSFN}	$V_{DI} = 0.0V$ or Open, Test Mode 4	-200		200	mV
Differentiated filter output offset	V _{OSFD}	$V_{DI} = 0.0V$ or Open, Test Mode 4	-200		200	mV
Total harmonic distortion (V_{FN} or V_{FD} vs. V_{DI})	THD _F	$f_{in} = 0.67f_C$, IFC=800 μ A, $V_{DI} \leq 1.5V_{ppd}$, Test Mode 4, 1 st , 2 nd , and 3 rd harmonics only			1.5	%
Filter Input common mode level (V_{DI})	F _{ICM}	Test Mode 4	V _{CC} -3.1	V _{CC} -2.7	V _{CC} -2.3	V
Phase shift from FNP-N to FDP-N (upper)	PS _{FU}	$f_{in} = 0.67f_C$, $f_C \geq 20MHz$	85	90	95	degree
Phase shift from FNP-N to FDP-N (lower)	PS _{FL}	$f_{in} = 0.67f_C$, $f_C < 20MHz$	87	90	93	degree
Normal/Diff common mode voltage	V _{CMFx}	Normal Output Differential Output	V _{CC} - 2.6 V _{CC} - 3.0	V _{CC} - 2.2 V _{CC} - 2.6	V _{CC} - 1.8 V _{CC} - 2.2	V
Normal/Diff output resistance	R _{OFx}	$\Delta V/\Delta I = +/-1mA$			60	Ω
Normal/Diff output sink current	I _{SFx}	$V_{CMFx} + 1V$	1.75			mA
Group Delay	T _{GD}	IFC = 800 μ A	17	24	31	ns
Group delay variation (normal or differential)	T _{GD1}	$0.1f_C \leq f_{in} \leq 1.5f_C$, $10MHz \leq f_C \leq 28MHz$, $V_{DI} = 1.0V_{ppd}$, $V_{BST} = V_{REF}$, Test Mode 4	-2.0		2.0	%
	T _{GD2}	$0.1f_C \leq f_{in} \leq 1.5f_C$, $10MHz \leq f_C \leq 28MHz$, $V_{DI} = 1.0V_{ppd}$, $V_{BST} = V_{REF} - 1V$, Test Mode 4	-2.5		2.5	%



PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
For Reference Sources and Gain Control Inputs						
Reference Voltage at RXD & RXS	V _{RXX}	3.8 KΩ ≤ RXD or RXS ≤ 14.1 KΩ	1.216	1.28	1.344	V
Bias Current Output on IFR pin	I _{FR}	RXD (or RXS) = 3.8KΩ	303	337	371	μA
		RXD (or RXS) = 14.1KΩ	80	89	98	μA
Bias Current Leakage on IFR pin	I _{lk}	RXD =3.8KΩ, RXS=, SGATE=5V	-10		10	μA
		RXS =3.8KΩ, RXD=, SGATE=0V	-10		10	μA
IFR pin output compliance	V _{IFR}		0.7		1.6	V
Bias Voltage Output of VREF pin	V _{REF}	-2mA ≤ I _{REF} ≤ 2mA, C _L ≤ 100pF	2.28	2.40	2.52	V

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Normal output noise voltage	V _{NN}	BW = 100MHz, f _C = 30MHz ¹ V _{DIP} = V _{DIN} , Test Mode 4			TBD	mV _{rms}
Differentiated output noise voltage	V _{ND}	BW = 100MHz, f _C = 30MHz ¹ V _{DIP} = V _{DIN} , Test Mode 4			9.0	mV _{rms}
Common mode rejection ratio	CMRR _F	f _{in} = 5MHz, I _{FC} =800μA V _{DIP} = V _{DIN} = 100mV _{pp}	40			dB
Power supply rejection ratio	PSRR _F	f _{in} = 5MHz, V _{DI} = 0V, ΔV _{CC} or ΔV _{EE} = 100mV _{pp}	40			dB
Filter settle from step in I _{FC} and V _{BST}	T _{FS}	I _{FC} or V _{BST} step to V _{FN} settle			300	ns
Group delay variation (normal or differential)	T _{GD3}	2.3MHz ≤ f _{in} ≤ 1.5f _C , 6MHz ≤ f _C ≤ 28MHz, V _{DI} = 250mV _{ppd} , V _{BST} =V _{REF} -1v,	-3.6		3.6	ns
	T _{GD4}	1.3MHz ≤ f _{in} ≤ 1.5f _C , 6MHz ≤ f _C ≤ 28MHz, V _{DI} = 250mV _{ppd} , V _{BST} =V _{REF} -1v,	-5.25		5.25	ns

¹ RXx = 8KΩ, boost level is 8.8dB.

For Reference Sources and Gain Control Inputs						
SGATE to IFR stable delay	T _{FR}	SGATE to IFR settled (10%) RXD =2KΩ, RXS =6KΩ, RIFR =3KΩ to GND.			200	ns

PULSE QUALIFIER (PDQ)

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Input dynamic range	V _{LQ}	V _{LQ} = (V _{LQP} - V _{LQN})	0.5		1.5	V _{ppd}
Input common mode voltage	V _{CMLQ}	V _{CMLQ} = (V _{LQP} + V _{LQN})/2	V _{CC} -2.6	V _{CC} -2.2	V _{CC} -1.8	V
LQP/N differential input resistance	R _{LQ}		3.0		9.0	KΩ
HRP/N differential input resistance	R _{HR}		6.0		12.0	KΩ

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
ENVC Common Mode Voltage	V _{ENVO}	V _{LQ} = 0.0v or Open	V _{CC} - 2.5	V _{CC} -2.1	V _{CC} - 1.7	V
Envelope follower offset ²	N _{EO}	V _{ENVP} for V _{LQ} =+0.25v and V _{ENVN} for V _{LQ} =-0.25v	-3.0		3.0	%
Envelope follower gain	A _{ENV}	$\Delta N_{EO} / \Delta V_{LQ}$, where V _{LQ} is 1.5v and 0.5v	0.4		0.6	V/V
Envelope follower charging current	I _{EC}	V _{ENV} = V _{ENVO} - 0.5v V _{LQ} = 0.0v, R _{EXT} =6K Ω	560	700	840	μ A
Envelope follower discharging current	I _{ED}	V _{ENV} = V _{ENVO} + 0.5v V _{LQ} = 0.0v, R _{EXT} =6K Ω	24	30	36	μ A
Envelope follower current tracking	N _{EI}	Variation of I _{EH} to I _{EL} ratio, [(I _{EC} /I _{ED})(25/660)-1]·100	-15		15	%
POSPKS detector gain	A _{PPDP}	$\Delta V_{POSPKS} / \Delta V_{LQ}$, @ 4 and 28MHz where V _{LQ} is 1.5v and 0.5v	0.4		0.6	V/V
NEGPKS detector gain	A _{PPDN}	$\Delta V_{NEGPKS} / \Delta V_{LQ}$, @ 4 and 28MHz where V _{LQ} is 1.5v and 0.5v	0.4		0.6	V/V
xPKS Common Mode Voltage	V _{CMxPKS}	V _{LQ} = 0v	V _{CC} -4.0	V _{CC} -3.5	V _{CC} - 3.0	V
POSPKS leakage current	I _{PL}	V _{SETLV} = V _{REF} - 0.3v, V _{LQ} = 0.0v, V _{POSPKS} = V _{CMPPKS} + 0.5v	-1		1	μ A
NEGPKS leakage current	I _{NL}	V _{SETLV} = V _{REF} - 0.3v, V _{LQ} = 0.0v, V _{NEGPKS} = V _{CMNPKS} + 0.5v	-1		1	μ A
POSPKS discharge current	I _{PD}	V _{SETLV} = V _{REF} - 0.3v, V _{LQ} = -0.5v, V _{POSPKS} = V _{CMPPKS} + 0.5v	10		14	mA
NEGPKS discharge current	I _{ND}	V _{SETLV} = V _{REF} - 0.3v, V _{LQ} = +0.5v, V _{NEGPKS} = V _{CMNPKS} + 0.5v	10		14	mA
Input dynamic range	V _{HR}	V _{HR} = (V _{HRP} - V _{HRN})	0.2		1.5	V _{ppd}
Input common mode voltage	V _{CMHR}	V _{CMHR} = (V _{HRP} + V _{HRN})/2	V _{CC} -3.0	V _{CC} -2.6	V _{CC} -2.2	V
LQP,N/HRP,N input frequency range	f Δ _{HR} f Δ _{LQ}		2.3		30	MHz
LQP,N/HRP,N input Capacitance	f Δ _{HR} f Δ _{LQ}				10	pf
Level Qual Threshold F _{LQ} = 4 and 28MHz	TH _{LQ}	0.5v \leq V _{LQ} \leq 1.5v, (30%) V _{SETLV} = V _{REF} - 0.3v	20		40	%
		0.5v \leq V _{LQ} \leq 1.5v, (50%) V _{SETLV} = V _{REF} - 0.5v	40		60	%
		0.5v \leq V _{LQ} \leq 1.5v, (80%) V _{SETLV} = V _{REF} - 0.8v	65		95	%
Peak Detect Threshold F _{DI} =2.5Mhz with 5th harmonic as shown below. Amplitude ratio B/A of 50% and 80%	TH _{PD}	V _{DI} =250mvppd, (10%) V _{PKTHR} = V _{REF} - 0.7v	20		40	%
		0.5v \leq V _{LQ} \leq 1.5v, (100%) V _{PKTHR} = V _{REF}	90		110	%
SETLV input current	I _{LSL}	V _{SETLV} = V _{REF}			\pm 10	μ A

DATA RECOVERY
CIRCUITS



PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
PKTHR input current	I_{PKTHR}	$V_{PKTHR} = V_{REF}$			± 10	μA
RPDW pin Voltage	V_{RPDW}	$3.8 K\Omega \leq RPDW \leq 24 K\Omega$	1.05	1.2	1.35	V
Pulse pairing $T_{PP} = 0.03/(16 \cdot f_{in})$ $\phi_{HR} = \phi_{LQ} - 90^\circ$ [HR leads LQ in phase]	T_{PP}	$V_{LQ} = V_{HR} = 500mV_{ppd}$ $f_{in} = 4 \text{ MHz}$			468	ps
² where $N_{EO} = (V_{ENVP} - V_{ENVN}) / (V_{ENVP} + V_{ENVN})$						
For both RDATA/P/N and ERASE/P/N outputs						
Single ended output high level	V_{OHpe}	$I_{OHpe} = 4.0mA$	$V_{CC} - 1.0$		$V_{CC} - 0.6$	V
Single ended output low level	V_{OLpe}	$I_{OLpe} = -4.0mA$	$V_{CC} - 1.9$		$V_{CC} - .975$	V
Single ended output swing	V_{Spe}		375	500	1000	mV
Pulse width	T_{PW1}	Max. pulse width, $RPW=24K\Omega$ ³	11		17	ns
	T_{PW2}	Min. pulse width, $RPW=8K\Omega$ ³	4		8	ns
Idle	T_{PW3}	Relaxation time trailing to leading edge ³	3		8	ns
³ Measured from differential cross over points.						

DATA RECOVERY CIRCUITS

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Pseudo ECL rise and fall times	T_{RF}	$\pm 375mV$ of Zero cross, $C_L=15pF, 220\Omega$ across output			2.0	ns
delay from leading edge RDATA to leading edge ERASE	T_{EF}	³			± 3.0	ns
peak detect sensitivity (of successive peaks)	V_{ps}	TBD	200			mV
Pulse pairing $T_{PP} = 0.03/(16 \cdot f_{in})$ $\phi_{HR} = \phi_{LQ} - 90^\circ$ [HR leads LQ in phase]	T_{PP}	$V_{LQ} = V_{HR} = 500mV_{ppd}$ $f_{in} = 28 \text{ MHz}$,			67	ps
³ Measured from differential cross over points.						

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNIT:
LQ comparator DC gain	A_{LQ}			700		V/V
HR comparator DC gain	A_{HR}			1600		V/V

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Internal envelope detector discharge current	I_{ID}	$R_{EXT}=6K\Omega$		10		μA
Internal envelope detector capacitance	C_{ID}		9		11	pF
LQ comparator input offset	V_{LO}				2	mV
LQ comparator input offset drift	V_{LT}				10	$\mu V/^{\circ}C$
HR comparator input offset	V_{HO}				0.8	mV
Data detection F/F setup time	T_{DS}				1	ns
SETLV input voltage	V_{IN}		$V_{REF}-1.33$		V_{REF}	V
PKTHR input voltage	V_{IN}		$V_{REF}-1.33$		V_{REF}	V

SERVO PEAK DETECTING DEMODULATOR

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Servo Input frequency	f_{INS}		4		13.5	MHz
Gain [[$(V_{SVO}-V_{SVR})/V_{LQ}$]	AV_S	measured over 1/4 to 3/4 of scale ⁴	1.60	1.725	1.85	V/V
Input dynamic range [low end]	V_{DIL}	$V_{DIL}=(V_{DIP}-V_{DIN})$ 1/8 of 24mVppd min. ⁵			3	mV _{ppd}
Input dynamic range [high end]	V_{DIH}	$V_{DIH}=(V_{DIP}-V_{DIN})$ 7/8 of 250mVppd max. ⁵	218			mV _{ppd}
Linearity of V_{FN} vs. V_{DI}	V_{FL}	measured over 1/8 to 7/8 of scale ⁶	-0.5		0.5	%
Linearity of V_{SVO} - V_{SVR} vs. V_{DI}	V_{DL1}	measured over 1/8 to 3/4 of scale ⁶	-1.4		1.4	%
	V_{DL2}	measured over 3/4 to 7/8 of scale ⁶	-4.5		4.5	%
Output offset (not referred to input)	V_{SO}	intercept of regressed line ⁶	-40		40	mV
Output for zero input	V_{ZI}	⁶	0	60	80	mV
Mismatch of sample & holds	V_{MM}	Variation for a common input % of full scale			± 1.0	%
SRVREF voltage	V_{SR}		1.14	1.20	1.26	V
Sample and Hold voltage decay rate	V_{DR}	0.1% of full scale droop in 50 μs			40	V/sec
ZX comparator differential hysteresis	V_{HYS}	4% to 8% of full scale at LQ pins ⁷	40		80	mV _{ppd}




PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
⁴ This specification is the slope of the characteristic ratio of a DC voltage to a peak to peak voltage. ⁵ V_{DIL} and V_{DIH} specify the input range over which all other specifications must be met. ⁶ In addition to the linearity and offset specifications, the output must also be guaranteed monotonic. ⁷ Refer to waveshapes below for this specification.						

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Channel to channel cross talk	V_{CT}	Effect of A on B etc. % of full scale			± 0.5	%
Output impedance	R_{SO}	SRVREF and SRVOUT pins			50	Ω
Demodulator repeatability (52dB)	N_{DR}	Repeatability without external noise			± 5.0	mV
Power supply rejection ratio	$PSRR_S$	$f_{in} = 5\text{MHz}$, $V_{DI} = 0\text{V}$, ΔV_{CC} or $\Delta V_{EE} = 100\text{mV}_{pp}$ ⁸	25			dB
Common mode rejection ratio	$CMRR_S$	$0\text{MHz} \leq f_{in} \leq 1\text{MHz}$ $V_{LQP} = V_{LQN} = 100\text{mV}_{pp}$ ⁸	25			dB
Total System Gain Variation [($V_{SVO} - V_{SVR}$)/ V_{DI}]	AV_A	over all V_{DI} , 1/4 to 3/4 of scale ⁴	1.54	1.725	1.92	V/V
⁴ This specification is the slope of the characteristic ratio of a DC voltage to a peak to peak voltage. ⁸ The required demodulator output Signal-to-Noise Ratio (SNR) due to external noise is 49dB.						

DATA RECOVERY CIRCUITS


PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Peak Detector Bandwidth	f_{PD}	-3dB roll down of rectifier	68			MHz

DEMODULATOR TIMING (Pins: DEMOD, SHSEL, SRVOUT, SGATE, SRSTN)



PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Select clock pulse width	T_{SW}		50			ns
Select clock (SHSEL) to stable SRVOUT delay	T_{PD}	0.25% of final value ⁹			150	ns
SRSTN pulse width	T_{SR}		600			ns

⁹ Load condition for SRVOUT and SRVREF given below.




DATA RECOVERY
CIRCUITS




PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNIT
DEMOM pulse width	T_{DMD}		150			ns
DEMOM recovery time	T_{REC}		150			ns
Select clock (SHSEL) inactive time	T_{SL}		50			ns
DEMOM to corresponding select clock delay	T_{DS}		0			ns
Sample and Hold step response	T_{SH}	0.25% of final value ⁹			150	ns
Trailing edge SRSTN to SRVOUT reset delay	T_R	0.25% of final value ⁹	150			ns
Trailing edge SRSTN to DEMOM recovery	T_{RR}		100			ns

⁹ Load condition for SRVOUT and SRVREF given below.



SYSTEM TIMING DIAGRAM (NORMAL MODE) (Pins: LOWZ, FSREC, SGATE, HLDN, DEMOM)

DATA RECOVERY CIRCUITS



PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
FSREC leading edge to V_{FN} stable	T_{FD}	V_{FN} stable within 10%			2.3	μ s
Trailing edge of LOWZ to V_{FN} stable to 10%	T_{WR}	CAGCD value correct			500	ns
Lead, trailing edge SGATE to V_{FN} stable 10%	T_{GS}	CAGCS or D value correct			500	ns


PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
LOWZ pulse width	T_{LZ}		1.6			μ s
LOWZ to SGATE delay	T_{LZS}		-500			ns
SGATE (or STBYN) pulse width	T_{SG}		5			μ s
SGATE (or STBYN) inactive width	T_{SGR}		100			μ s
SGATE to LOWZ delay	T_{SGL}		0			ns
HLDN pulse width	T_{HN}		500			ns
HLDN to DEMOD delay	T_{HND}		25			ns
trailing edge of HLDN to SGATE delay	T_{HNS}		0			ns
FSREC pulse width	T_{FSW}		80		250	ns

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
WGATE pulse width (given for reference only)	T_{WG}		1.6			μ s
LOWZ extension time	T_{LZE}				500	ns

 DATA RECOVERY
 CIRCUITS



SYSTEM TIMING DIAGRAM (STANDBY MODE) (Pins: FSREC, SGATE, STBYN, HLDN, DEMOD)



DATA RECOVERY
CIRCUITS

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
SGATE (or STBYN) pulse width	T_{SG}		5			μ s
SGATE (or STBYN) inactive width	T_{SGR}		100			μ s
HLDN pulse width	T_{HN}		500			ns
HLDN to DEMOD delay	T_{HND}		25			ns
Trailing edge of HLDN to SGATE delay	T_{HNS}		0			ns
FSREC pulse width	T_{FSW}		100		250	ns
FSREC leading edge to V_{FN} stable	T_{FDT}	V_{FN} stable within 10%			3.8	μ s
Lead, trailing edge STBYN to V_{FN} stable 10%	T_{GST}	CAGCS or CAGCD value correct			2	μ s