



Quad Driver

Product Preview

ELECTRICALLY TESTED PER:
100E512

The 100E512 is a quad driver with two pairs of OR/NOR outputs from each gate, and a common, buffered enable input. Using the data inputs the device can serve as an ECL memory address fan-out driver. Using just the enable input, the device serves as a clock driver, although the 100E511 is designed specifically for this purpose, and offers lower skew than the E512.

- 600 ps Max. Propagation Delay
- Common Enable Input
- Extended 100E V_{EE} Range of - 4.2 V to - 5.46 V
- 75 kΩ Input Pulldown Resistors

PIN NAME

Pin	Function
D ₀ - D ₃	Data Inputs
$\overline{\text{EN}}$	Enable Inputs
Q _{na} - Q _{nb}	True Outputs
$\overline{\text{Q}}_{na}$ - $\overline{\text{Q}}_{nb}$	Inverting Outputs

Military 100E512




AVAILABLE AS

- 1) JAN: N/A
- 2) SMD: N/A
- 3) 883: Planned


X = CASE OUTLINE AS FOLLOWS:

PACKAGE: NON-Compliant
QFP: X

5



LOGIC DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

100E512

100E Series DC CHARACTERISTICS: $V_{EE} = -4.2 \text{ V to } -5.46 \text{ V}$, $V_{CC} = V_{CCO} = \text{GND}$; $-55^{\circ}\text{C to } +125^{\circ}\text{C}$

Symbol	Parameter	Min	Max	Units	TEST CONDITION APPLIED:	
V_{OH}	Output HIGH Voltage	-1025	-880	mV	$V_{IN} = V_{IH}(\text{max})$ or $V_{IN} = V_{IL}(\text{min})$	Loading with 50Ω to -2.0 V
V_{OL}	Output LOW Voltage	-1810	-1620	mV		
V_{OHA}	Output HIGH Voltage	-1035		mV	$V_{IN} = V_{IH}(\text{min})$ or $V_{IN} = V_{IL}(\text{max})$	Loading with 50Ω to -2.0 V
V_{OLA}	Output LOW Voltage		-1610	mV		
V_{IH}	Input HIGH Voltage	-1165	-880	mV	Guaranteed HIGH Signal for All Inputs	
V_{IL}	Input LOW Voltage	-1810	-1475	mV	Guaranteed LOW Signal for All Inputs	
I_{IL}	Input LOW Current	0.5		μA	$V_{IN} = V_{IL}(\text{min})$	

DC CHARACTERISTICS: $V_{EE} = V_{EE}(\text{min})$ to $V_{EE}(\text{max})$, $V_{CC} = V_{CCO} = \text{GND}$

Symbol	Parameter	Limits						Units	TEST CONDITION APPLIED:
		+ 25° C		+ 125° C		- 55° C			
		Min	Max	Min	Max	Min	Max		
I_{IH}	Input High Current							μA	
	D		200		200		200		
	$\overline{\text{EN}}$		150		150		150		
I_{EE}	Power Supply Current	47	56	54	65	47	56	mA	

AC CHARACTERISTICS: $V_{EE} = V_{EE}(\text{min})$ to $V_{EE}(\text{max})$, $V_{CC} = V_{CCO} = \text{GND}$

Symbol	Parameter	Limits						Units	TEST CONDITION APPLIED:
		+ 25° C		+ 125° C		- 55° C			
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay to Output							ps	
	D	200	600	200	600	200	600		
	$\overline{\text{EN}}$	275	675	275	675	275	675		
t_{Skew}	Within-device Skew							ps	(Note 1) (Note 2)
	Dn to Qn, $\overline{\text{Qn}}$	80		80		80			
	Dna to Qnb	40		40		40			
t_r t_f	Rise/Fall Times 20 - 80%	275	700	275	700	275	700	ps	

1. Within-device skew is defined as identical transitions on similar paths through a device.
2. Skew defined between common OR or common NOR outputs of a single gate.