

GaAs MMIC

Target Data Sheet

CSH 410

- SP4T for GSM Mobile Phones
- GaAs PHEMT technology
- Low insertion loss
- High IP_3
- No supply voltage needed
- Positive operating voltage: 2.7 to 5 V
- Leadless 16 pin package

ESD: Electrostatic discharge sensitive device, observe handling precautions!

Type	Marking	Ordering Code (tape and reel)	Package
CSH 410	on request	on request	P-VQFN-16-2

Maximum Ratings

Parameter	Symbol	Value		Unit
		min.	max.	
Control voltage range	V_{CON}	- 5	+ 5.5	V
RF Input Power	P_{IN}	-	6	W
Thermal resistance	R_{th}	-	t.b.d.	K/W
Junction temperature	T_j	-	125	°C
Storage temperature	T_{stg}	- 55	150	°C

Electrical Characteristics
 $(T_A = 25\text{ }^\circ\text{C}; V_{\text{Ctrl}} = 4.5\text{ V}; P_{\text{IN}} = 0\text{ dBm}; \text{ unless otherwise noted})$

Parameter	Symbol	Limit Values			Unit
		min.	typ.	max.	
Insertion Loss TX1-ANT $P_{\text{IN}} = +34\text{ dBm}$ @ 1.0 GHz @ 2.0 GHz	ILTX1	– –	0.6 0.8	0.8 1.0	dB
Insertion Loss TX1-ANT, RX1-ANT, RX2-ANT @ 1.0 GHz @ 2.0 GHz	ILxxx	– –	0.6 0.8	0.8 1.0	dB
Isolation TX1-ANT $P_{\text{IN}} = +34\text{ dBm}$ @ 1.0 GHz @ 2.0 GHz	ISOL	25 21	– –	– –	dB
Isolation TX1-ANT, RX1-ANT, RX2-ANT @ 1.0 GHz @ 2.0 GHz	ISOL	25 21	– –	– –	dB
Return Loss ¹⁾ TX1-ANT $P_{\text{IN}} = +34\text{ dBm}$ @ 1.0 GHz @ 2.0 GHz	RLTX1	20 18	– –	– –	dB
Return Loss ¹⁾ TX1-ANT, RX1-ANT, RX2-ANT @ 1.0 GHz @ 2.0 GHz	RLxxx	20 18	– –	– –	dB
Harmonics TX1-ANT $P_{\text{IN}} = +34\text{ dBm}$ TX2-ANT $P_{\text{IN}} = +32\text{ dBm}$ @ 1.0 GHz @ 2.0 GHz	P_{Harm}	65 65	– –	– –	dBc
Gate leakage	I_L	–	0.1	–	mA
$T_{\text{Rise}}, T_{\text{Fall}}$ (10% RF to 90% RF)	–	–	10	–	ns
$T_{\text{ON}}, T_{\text{OFF}}$ (50% CNTRL - 90%/10% RF)	–	–	20	–	ns

Electrical Characteristics (cont'd)
 $(T_A = 25\text{ °C}; V_{\text{Ctrl}} = 4.5\text{ V}; P_{\text{IN}} = 0\text{ dBm}; \text{ unless otherwise noted})$

Parameter	Symbol	Limit Values			Unit
		min.	typ.	max.	
Input power for 1 dB compression @ 1.0 GHz @ 2.0 GHz	P_1	– –	38 –	– –	dBm
Intermodulation intercept point	$IP3$	–	55	–	dBm

¹⁾ Return Loss specified for Insertion Loss state only.

Control Voltage Levels

Logic Level	Control Ports	min. (VDC)	nom. (VDC)	max. (VDC)
0	V_1, V_2, V_3, V_4	– 0.25	0	+ 0.25
1	V_1, V_2	+ 4.5	+ 4.7	+ 5.5
1	V_3, V_4	+ 2.5	+ 2.7	+ 3.0

Control Voltage Logic

Switch Position	V_1	V_2	V_3	V_4
Tx1 → Ant	1	0	0	0
Tx2 → Ant	0	1	0	0
Rx1 → Ant	0	0	1	0
Rx2 → Ant	0	0	0	1




Figure 1 Functional Block Diagram

Pin Definitions and Functions

Pin No.	Function	Pin No.	Function
1	V_1	9	Rx1
2	Tx1	10	GND
3	GND	11	GND
4	Tx2	12	Rx2
5	GND	13	GND
6	V_2	14	V_4
7	V_3	15	GND
8	GND	16	Ant