




8-Bit Identity Comparator

ELECTRICALLY TESTED PER:
MIL-M-38510/34701

The 54F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input $\bar{I}_{A=B}$ also serves as an active LOW enable input.

- Compares Two 8-Bit Words in 6.5 ns Typical
- Expandable To Any Word Length
- 20-Pin Package

LOGIC DIAGRAM



TRUTH TABLE		
Inputs		Output
$\bar{I}_{A=B}$	A, B	$\bar{Q}_{A=B}$
L	A = B*	L
L	A ≠ B	H
H	A = B*	H
H	A ≠ B	H

H = HIGH Voltage Level
L = LOW Voltage Level
*A₀ = B₀, A₁ = B₁, A₂ = B₂, etc.

Military 54F521



AVAILABLE AS:

- 1) JAN: N/A
- 2) SMD: N/A
- 3) 883: 54F521/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: R
CERFLAT: S
LCC: 2


THE LETTER "M" APPEARS
BEFORE THE / ON LCC.

PIN ASSIGNMENTS


FUNCT.	DIL 732-03	FLATS 737-02	LCC 756A-02	BURN-IN (COND. A)
$\bar{I}_{A=B}$	1	1	1	VCC
A ₀	2	2	2	VCC
B ₀	3	3	3	VCC
A ₁	4	4	4	VCC
B ₁	5	5	5	VCC
A ₂	6	6	6	VCC
B ₂	7	7	7	VCC
A ₃	8	8	8	VCC
B ₃	9	9	9	VCC
GND	10	10	10	GND
A ₄	11	11	11	VCC
B ₄	12	12	12	VCC
A ₅	13	13	13	VCC
B ₅	14	14	14	VCC
A ₆	15	15	15	VCC
B ₆	16	16	16	VCC
A ₇	17	17	17	VCC
B ₇	18	18	18	VCC
$\bar{Q}_{A=B}$	19	19	19	OPEN
VCC	20	20	20	VCC

BURN-IN CONDITIONS:
VCC = 5.0 V MIN/6.0 V MAX


LOGIC SYMBOL



TEST CIRCUIT




WAVEFORM FOR IN-PHASE PROPAGATION DELAYS




4

CONNECTION DIAGRAM



WAVEFORM FOR OUT-OF-PHASE PROPAGATION DELAYS



NOTES:

1. Pulse generator has the following characteristics:
 $t_r = t_f \leq 2.5$ ns, $t_p = 200$ ns, $Z_{OUT} = 50 \Omega$, and $PRR = 1.0$ MHz.
2. Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
3. $C_L = 50$ pF $\pm 10\%$, including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5. $R_L = 500 \Omega \pm 5.0\%$.

54F521

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical "1" Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = -1.0 mA, V _{IN} = 2.0 V or 0.8 V, other inputs are GND.
V _{OL}	Logical "0" Output Voltage		0.5		0.5		0.5	V	V _{CC} = 4.5 V, I _{OL} = 20 mA, V _{IN} = 0.8 V, other inputs are GND.
V _{IC}	Input Clamping Voltage		-1.2					V	V _{CC} = 4.5 V, I _{IN} = -18 mA, other inputs are open.
I _{IH}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.
I _{IHH}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 7.0 V, other inputs are open.
I _{OS}	Output Short Circuit Current	-60	-150	-60	-150	-60	-150	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, other inputs are open, V _{OUT} = 0 V.
I _{IL}	Logical "0" Input Current	-0.03	-0.6	-0.03	-0.6	-0.03	-0.6	mA	V _{CC} = 5.5 V, V _{IN} = 0.5 V, other inputs are open.
I _{CC}	Power Supply Current Off		32		32		32	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (all inputs).
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical "0" Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 5.0 V, V _{INL} = 0.5 V, and V _{INH} = 2.5 V.


54F521

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t _{PHL1}	Propagation Delay /Data-Output A _n to $\overline{Q}_A = B$	1.5	10	1.0	15	1.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PLH1}	Propagation Delay /Data-Output A _n to $\overline{Q}_A = B$	1.5	10	1.0	15	1.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PHL2}	Propagation Delay /Data-Output B _n to $\overline{Q}_A = B$	1.5	10	1.0	15	1.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PLH2}	Propagation Delay /Data-Output B _n to $\overline{Q}_A = B$	1.5	10	1.0	15	1.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PHL3}	Propagation Delay /Data-Output $\overline{I}_A = B$ to $\overline{Q}_A = B$	1.5	9.0	1.0	13.5	1.0	13.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PLH3}	Propagation Delay /Data-Output $\overline{I}_A = B$ to $\overline{Q}_A = B$	1.5	6.5	1.0	8.5	1.0	8.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PHL4}	Propagation Delay /Data-Output A _n to $\overline{Q}_A = B$	1.5	10	1.0	15	1.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PLH4}	Propagation Delay /Data-Output A _n to $\overline{Q}_A = B$	1.5	10	1.0	15	1.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PHL5}	Propagation Delay /Data-Output B _n to $\overline{Q}_A = B$	1.5	10	1.0	15	1.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PLH5}	Propagation Delay /Data-Output B _n to $\overline{Q}_A = B$	1.5	10	1.0	15	1.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.

54F521

APPLICATION NOTE

Ripple Expansion



Parallel Expansion

