

Philips Components—Signetics

| | |
|---------------|-----------------------|
| Document No. | 853-0658 |
| ECN No. | 99799 |
| Date of Issue | June 14, 1990 |
| Status | Product Specification |
| ECL Products | |

10125

Gate

Quad ECL-to-TTL Translator

FEATURES

- Typical propagation delay: 3.5ns
- Typical supply current ($-I_{EE}$): 30mA

DESCRIPTION

The 10125 is a Quad ECL-to-TTL Translator for interfacing data between two different logic systems. It also provides a separate Reference Bias Voltage output (V_{BB}) to be used in case of single-ended input busing. Input and output levels are, respectively, ECL 10K and TTL Schottky. This device features a peak common-mode rejection voltage of $\pm 1V$.

The 10125 outputs are designed to go to a Low logic level whenever both inputs are left open.


ORDERING INFORMATION

| DESCRIPTION | ORDER CODE |
|--------------------|------------|
| 16-Pin Plastic DIP | 10125N |
| 16-Pin Ceramic DIP | 10125F |
| 16-Pin SO | 10125D |


PIN DESCRIPTION

| PINS | DESCRIPTION |
|--|---|
| $D_0 - D_3$, $\bar{D}_0 - \bar{D}_3$ | Data Inputs (ECL 10K) |
| V_{BB} | Reference Bias Voltage Output (ECL 10K) |
| $Q_0 - Q_3$ | Data Outputs (Schottky TTL) |

PIN CONFIGURATION



LOGIC DIAGRAM



Gate

10125

DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|------------------|-------------------------------------|------------------------|--------|------|-------|------|
| | | | MIN. | NOM. | MAX. | |
| GND | Device ground (common) | | 0 | 0 | 0 | V |
| V _{CC} | Supply voltage (positive) | | | +5.0 | | V |
| V _{EE} | Supply voltage (negative) | | | -5.2 | | V |
| V _{IH} | High level input voltage | T _A = -30°C | | | -890 | mV |
| | | T _A = +25°C | 1.8 | | -810 | mV |
| | | T _A = +85°C | | | -700 | mV |
| V _{IHT} | High level input threshold voltage | T _A = -30°C | -1205 | | | mV |
| | | T _A = +25°C | -1105 | | | mV |
| | | T _A = +85°C | -1035 | | | mV |
| V _{ILT} | Low level input threshold voltage | T _A = -30°C | | | -1500 | mV |
| | | T _A = +25°C | | | -1475 | mV |
| | | T _A = +85°C | | | -1440 | mV |
| V _{IL} | Low level input voltage | T _A = -30°C | -1890 | | | mV |
| | | T _A = +25°C | -1850 | | | mV |
| | | T _A = +85°C | -1825 | | | mV |
| T _A | Operating ambient temperature range | | -30 | +25 | +85 | °C |

NOTE:

When operating at other than the specified V_{EE} voltage (-5.2V), the DC and AC Electrical Characteristics will vary slightly from specified values.

DC OPERATING CONDITIONS FOR COMMON-MODE REJECTION TEST GND = ground, V_{CC} = +5.0V ± 0.010V, V_{EE} = -5.2V ± 0.010V

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|------------------|--------------------------|------------------------|--------|------|-------|------|
| | | | MIN. | NOM. | MAX. | |
| V _{IHH} | V _{IHMAX} +1.0V | T _A = -30°C | | | +110 | mV |
| | | T _A = +25°C | | | +190 | mV |
| | | T _A = +85°C | | | +300 | mV |
| V _{IHL} | V _{IHMAX} -1.0V | T _A = -30°C | | | -1890 | mV |
| | | T _A = +25°C | | | -1810 | mV |
| | | T _A = +85°C | | | -1700 | mV |
| V _{ILH} | V _{ILMIN} +1.0V | T _A = -30°C | -890 | | | mV |
| | | T _A = +25°C | -850 | | | mV |
| | | T _A = +85°C | -825 | | | mV |
| V _{ILL} | V _{ILMIN} -1.0V | T _A = -30°C | -2890 | | | mV |
| | | T _A = +25°C | -2850 | | | mV |
| | | T _A = +85°C | -2825 | | | mV |

NOTE:

When operating at other than the specified V_{EE} voltage (-5.2V), the DC and AC Electrical Characteristics will vary slightly from specified values.

Gate

10125

DC ELECTRICAL CHARACTERISTICS GND = ground, $V_{CC} = +5.0V \pm 0.010V$, $V_{EE} = -5.2V \pm 0.010V$, $T_A = -30^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise specified^{1,4}

| SYMBOL | PARAMETER | TEST CONDITIONS ² | LIMITS | | | UNIT | | | |
|---------------------------------------|--|---|---|-------|------|-------|-------|-------|---------------|
| | | | MIN. | TYP. | MAX. | | | | |
| V_{OH} | High level output voltage | Apply V_{IHMAX} to all non-inverting inputs with V_{BB} applied to all inverting inputs. Force -2.0mA on measured output. ⁵ | 2.5 | | | V | | | |
| V_{OL} | Low level output voltage | Apply V_{ILMIN} to all non-inverting inputs with V_{BB} applied to all inverting inputs. Force 20mA on measured output. ⁵ | | | 0.5 | V | | | |
| V_{OH} | High level output voltage for CMR test | Apply V_{IH} to D_n and V_{IL} to \bar{D}_n inputs. Apply V_{IHL} to D_n and V_{ILL} to \bar{D}_n inputs. Force -2.0mA on measured output. | 2.5 | | | V | | | |
| V_{OL} | Low level output voltage for CMR test | Apply V_{IH} to \bar{D}_n and V_{IL} to D_n inputs. Apply V_{IHL} to \bar{D}_n and V_{ILL} to D_n inputs. Force $+20\text{mA}$ on measured output. | | | 0.5 | V | | | |
| V_{OLS1} | Indeterminate input protection test | Apply V_{EE} to all inputs. Force 20mA on measured output. | | | 0.5 | V | | | |
| V_{OLS2} | Indeterminate input protection test | All inputs left floating. Force 20mA on measured output. | | | 0.5 | V | | | |
| V_{BB} | Reference bias voltage | $T_A = -30^\circ\text{C}$ | Connect all inverting inputs to V_{BB} pin during test. All other inputs are not connected. | | | -1420 | -1280 | mV | |
| | | $T_A = +25^\circ\text{C}$ | | | | -1350 | -1290 | -1230 | mV |
| | | $T_A = +85^\circ\text{C}$ | | | | -1295 | | -1150 | mV |
| I_{IH} | High level input current | $T_A = -30^\circ\text{C}$ | Apply V_{IHMAX} to each input under test, one at a time, with V_{ILMIN} applied to all other inputs. | | | | | 180 | μA |
| | | $T_A = +25^\circ\text{C}$ | | | | | | 115 | μA |
| | | $T_A = +85^\circ\text{C}$ | | | | | | 115 | μA |
| $-I_{CBO}$ | Input leakage current | $T_A = -30^\circ\text{C}$ | Apply V_{EE} to each inverting input under test, one at a time, with V_{ILMIN} applied to all other inverting inputs and V_{BB} applied to all non-inverting inputs. ⁵ | | | | | 1.5 | μA |
| | | $T_A = +25^\circ\text{C}$ | | | | | | 1.0 | μA |
| | | $T_A = +85^\circ\text{C}$ | | | | | | 1.0 | μA |
| $-I_{EE}$ | V_{EE} supply current | $T_A = -30^\circ\text{C}$ | Apply V_{BB} to all \bar{D}_n inputs and V_{ILMIN} to all D_n inputs. | | | | | 44 | mA |
| | | $T_A = +25^\circ\text{C}$ | | | | | 30 | 40 | mA |
| | | $T_A = +85^\circ\text{C}$ | | | | | | 44 | mA |
| $-I_{OS}$ | Short circuit current ⁴ | $T_A = -30^\circ\text{C}$ | Apply V_{ILMIN} to all \bar{D}_n input with V_{BB} applied to all D_n inputs. Test each output one at a time, with all other outputs unloaded. | | | 40 | | 100 | mA |
| | | $T_A = +25^\circ\text{C}$ | | | | 40 | | 100 | mA |
| | | $T_A = +85^\circ\text{C}$ | Force $0V$ (GND) on measured output. ⁴ | | | 40 | | 100 | mA |
| I_{CCH} | Supply current output High | Apply V_{ILMIN} to all \bar{D}_n inputs with V_{BB} applied to D_n inputs. | | | | 52 | mA | | |
| I_{CCL} | Supply current output Low | Apply V_{IHMAX} to all \bar{D}_n inputs with V_{BB} applied to D_n inputs. | | | | 39 | mA | | |
| $\frac{\Delta V_{BB}}{\Delta V_{EE}}$ | Reference bias voltage compensation | $T_A = +25^\circ\text{C}$ | | 0.148 | | V/V | | | |


NOTES:

- The specified limits represent the worst case values for the parameter. Since these worst case values normally occur at the supply voltage and temperature extremes, additional noise immunity can be achieved by decreasing the allowable operating condition ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to DC Testing, Chapter 1, Section 3.
- The specified limits shown in the DC Electrical Characteristics table can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes, while maintaining transverse airflow of 2.5 meters/sec (500 linear feet/min) over the device, mounted either in a test socket or on a printed circuit board. Test voltage values are given in the DC Operating Conditions table.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- Refer to DC Test Circuit.

Gate

10125

TRANSFER CHARACTERISTICS




AC ELECTRICAL CHARACTERISTICS $GND = 0V, V_{CC} = +5.0V \pm 0.010V, V_{EE} = -5.2V \pm 0.010V$

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS | | | | | | UNIT | |
|------------------------|---|----------------|---------------------|------|---------------------|------|------|---------------------|------|------|
| | | | $T_A = -30^\circ C$ | | $T_A = +25^\circ C$ | | | $T_A = +85^\circ C$ | | |
| | | | MIN. | MAX. | MIN. | TYP. | MAX. | MIN. | | MAX. |
| t_{PLH} t_{PHL} | Propagation delay D_n to Q_n | Waveform 1 | 1.00 | 6.00 | 1.00 | 4.50 | 6.00 | 1.00 | 6.00 | ns |
| t_{TLH} t_{THL} | Transition time 20% to 80%, 80% to 20% | | 0.50 | 3.30 | 0.50 | | 3.30 | 0.50 | 3.30 | ns |

NOTE:
 For AC test setup information, see AC Testing, Chapter 2, Section 3.


AC WAVEFORMS



Gate

10125

DC TEST CIRCUIT



INPUT PULSE DEFINITION

