

256 KByte and 512 KByte Neptune Compatible Second Level Cache Modules for Intel Pentium[™] CPUs

Features


- 256 KByte and 512 KByte secondary cache module family
- Ideal for use with Intel Pentium[™] CPU-based Systems using Intel's 82430NX (Neptune) or VLSI's 82C590 Chipsets
- 68-position dual read-out SIMM (Single In-Line Memory Module) with 136 leads
- Operates from a single 5.0V power supply with 3.3V I/O compatibility
- Multiple ground pins and decoupling capacitors for maximum noise immunity

Description

The PDM4M6140 and PDM4M6141 are a family of 256KB/512KB secondary cache modules for use with Pentium[™] CPU-based systems. The PDM4M6140 use Paradigm's Burst CacheRams[™] in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds at optimum costs are achieved using Paradigm's high-performance high-reliability CMOS technology.

The dual read-out SIMM package configuration allows 136 single leads to be placed on a package that is 4.05" long, 0.25" wide and 1.0" tall. The PDM4M6140 and 6141 operate a single 5.0V power supply with a 3.3V compatibility for the inputs/outputs (I/Os). Equal clock line trace lengths ensure minimum clock skew. Multiple ground pins and on-board decoupling capacitors ensure maximum protection from noise.

Functional Block Diagram



9

[™]Pentium and i486 are trademarks of the Intel Corporation.

Pin Assignment


| Pin | Signal | Pin | Signal | Pin | Signal | Pin | Signal |
|-----|-------------------|-----|------------------|-----|-------------------|-----|------------------|
| 1 | PD0 | 35 | $\overline{WE6}$ | 69 | V_{SS} | 103 | $\overline{WE7}$ |
| 2 | PD1 | 36 | D32 | 70 | PD2 | 104 | $\overline{CE1}$ |
| 3 | D0 | 37 | D33 | 71 | V_{CC} | 105 | D34 |
| 4 | D1 | 38 | V_{SS} | 72 | D2 | 106 | D35 |
| 5 | V_{CC} | 39 | D36 | 73 | D3 | 107 | D37 |
| 6 | D4 | 40 | D38 | 74 | D5 | 108 | V_{CC} |
| 7 | D6 | 41 | D39 | 75 | D7 | 109 | DP4 |
| 8 | DP0 | 42 | D40 | 76 | V_{SS} | 110 | D41 |
| 9 | D8 | 43 | V_{CC} | 77 | D9 | 111 | D42 |
| 10 | D10 | 44 | D43 | 78 | D11 | 112 | D44 |
| 11 | V_{SS} | 45 | D45 | 79 | D12 | 113 | V_{SS} |
| 12 | CLK0 | 46 | D46 | 80 | V_{SS} | 114 | D47 |
| 13 | GND | 47 | DP5 | 81 | D13 | 115 | D48 |
| 14 | D14 | 48 | V_{SS} | 82 | D15 | 116 | D49 |
| 15 | V_{CC} | 49 | CLK1 | 83 | DP1 | 117 | V_{SS} |
| 16 | D16 | 50 | V_{SS} | 84 | V_{SS} | 118 | D50 |
| 17 | D17 | 51 | D52 | 85 | D18 | 119 | D51 |
| 18 | D19 | 52 | D53 | 86 | D20 | 120 | D54 |
| 19 | D21 | 53 | D55 | 87 | D22 | 121 | D56 |
| 20 | V_{CC} | 54 | DP6 | 88 | D23 | 122 | V_{SS} |
| 21 | DP2 | 55 | V_{CC} | 89 | V_{SS} | 123 | D57 |
| 22 | D24 | 56 | D58 | 90 | D25 | 124 | D59 |
| 23 | D26 | 57 | D60 | 91 | D27 | 125 | D61 |
| 24 | D28 | 58 | D62 | 92 | D29 | 126 | D63 |
| 25 | V_{SS} | 59 | DP7 | 93 | D30 | 127 | V_{CC} |
| 26 | D31 | 60 | A0 | 94 | V_{SS} | 128 | A1 |
| 27 | DP3 | 61 | A2 | 95 | $\overline{CE0}$ | 129 | A3 |
| 28 | V_{SS} | 62 | A4 | 96 | $\overline{WE1}$ | 130 | A5 |
| 29 | $\overline{WE0}$ | 63 | A6 | 97 | $\overline{WE3}$ | 131 | A7 |
| 30 | $\overline{WE2}$ | 64 | A8 | 98 | $\overline{OE0}$ | 132 | V_{SS} |
| 31 | \overline{ADSP} | 65 | A10 | 99 | \overline{ADSC} | 133 | A9 |
| 32 | \overline{ADV} | 66 | A12 | 100 | V_{SS} | 134 | A11 |
| 33 | V_{CC} | 67 | A14 | 101 | $\overline{OE1}$ | 135 | A13 |
| 34 | $\overline{WE4}$ | 68 | V_{SS} | 102 | $\overline{WE5}$ | 136 | A15 |

Pin Names

| Pin | Signal |
|-------------------------------------|----------------------------------------|
| A15-A0 | Address Inputs |
| D63-D0 | Inputs/Outputs |
| DP0-DP7 | Parity Inputs/Outputs |
| $\overline{CE1}$ - $\overline{CE0}$ | Chip Enable Inputs |
| $\overline{WE1}$ - $\overline{WE0}$ | Byte Write Enable Inputs |
| $\overline{OE1}$ - $\overline{OE0}$ | Output Enable Inputs |
| \overline{ADSP} | Address Status Processor Inputs |
| \overline{ADSC} | Address Status Cache Controller Inputs |
| \overline{ADV} | Burst Address Advance Input |
| CLK1-CLK0 | Clock Inputs |
| PD2-PD0 | Presence Detect Pins |
| NC | No Connect |
| V_{SS} | Ground |
| V_{CC} | Power Supply |


AC Test Conditions

| | |
|-------------------------------|---------------------|
| Input Pulse Levels | V_{SS} to 3.0V |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | See Figures 1 and 2 |



* Including scope and jig

Figure 1. Output Load



* Including scope and jig

Figure 2. Output Load
(for IOHZ, ICHZ, IOLZ, and ICLZ)

Presence Detection Code

| Part No. | Description | PD2 | PD1 | PD0 |
|-----------|----------------------------------------|-----------------|-----------------|-----------------|
| | No Cache Present | NC | NC | NC |
| | Reserved | NC | NC | V _{SS} |
| PDM4M6140 | 256KB Interleaved Burst ⁽¹⁾ | V _{SS} | V _{SS} | NC |
| PDM4M6141 | 512KB Interleaved Burst ⁽¹⁾ | V _{SS} | NC | NC |

NOTE: 1. This version has additional special features to the standard 2-1-1-1 burst, please consult the factory for details.

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Com'l. | Ind. | Unit |
|-------------------|--------------------------------------------------|--------------|--------------|------|
| V _{TERM} | Terminal Voltage with Respect to V _{SS} | -0.5 to +7.0 | -0.5 to +7.0 | V |
| T _{BIAS} | Temperature Under Bias | -10 to +85 | -10 to +85 | °C |
| T _{STG} | Storage Temperature | -55 to +125 | -55 to +125 | °C |
| P _T | Power Dissipation | 1.0 | 1.0 | W |
| I _{OUT} | DC Output Current | 50 | 50 | mA |

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions⁽¹⁾

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|-----------------|---------------------|------|------|------|------|
| V _{CC} | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| V _{SS} | Supply Voltage | 0 | 0 | 0.0 | V |
| Commercial | Ambient Temperature | 0 | 25 | 70 | °C |

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|-----------------|------------------------------------------------------------------|------------------------------------------------------------|---------------------|------|------|
| I _I | Input Leakage Current (Address, Control) | $V_{CC} = \text{MAX.}, V_{IN} = V_{SS} \text{ to } V_{CC}$ | — | 20 | μA |
| I _I | Input Leakage Current (\overline{CE} , \overline{OE} , CLK) | $V_{CC} = \text{MAX.}, V_{IN} = V_{SS} \text{ to } V_{CC}$ | — | 10 | μA |
| I _I | Input Leakage Current | $V_{CC} = \text{MAX.}, V_{IN} = V_{SS} \text{ to } V_{CC}$ | — | 5 | μA |
| I _{LO} | Output Leakage Current | $V_{OUT} = 0V \text{ to } V_{CC}, V_{CC} = \text{Max}$ | — | 5 | μA |
| V _{OL} | Output Low Voltage | $I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min.}$ | — | 0.4 | V |
| V _{OH} | Output High Voltage | $I_{OL} = -4 \text{ mA}, V_{CC} = \text{Min.}$ | 2.4 | — | V |
| V _{IH} | Input High Voltage | | 2.2 | 6.0 | V |
| V _{IL} | Input Low Voltage | | -0.5 ⁽¹⁾ | 0.8 | V |

NOTE: 1 V_{IL} (Min.) = -3.0V for pulse widths less than 20 ns.

Power Supply Characteristics ($V_{CC} = 5.0V \pm 5\%$)

| Symbol | Parameter | Max. | Unit |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|
| I _{CC} | Operating Current $\overline{CE} \leq V_{IL}, V_{CC} = \text{Max.}, f = f_{\text{MAX}}, \text{Outputs Open}$ | 1000 | mA |
| I _{SB} | Standby Current $\overline{CE} \geq V_{IH}, V_{CC} = \text{Max.}, f = f_{\text{MAX}}, \text{Outputs Open}$ | 200 | mA |
| I _{SB1} | Full Standby Current $\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = \text{Max.}, f = 0, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V \text{ Outputs Open}$ | 120 | mA |




Capacitance⁽¹⁾ ($T_A = +25^\circ C, f = 1.0 \text{ MHz}$)

| Symbol | Parameter | Max | Unit |
|------------------|-----------------------------------------------------------------------------|-----|------|
| C _{IN1} | Input Capacitance (Address, Control), $V_{IN} = 0V$ | 25 | pF |
| C _{IN2} | Input Capacitance (\overline{CE} , \overline{OE} , CLK), $V_{IN} = 0V$ | 15 | pF |
| C _{IN3} | Input Capacitance (\overline{WE}), $V_{IN} = 0V$ | 8 | pF |
| C _{I/O} | I/O Capacitance, $V_{OUT} = 0V$ | 10 | pF |

NOTE: 1. This parameter is determined by device characteristics but is not production tested.

Physical Dimension



Ordering Information

