

## VFC62

## Voltage-to-Frequency and Frequency-to-Voltage CONVERTER

## **FEATURES**

- HIGH LINEARITY, 12 to 14 bits ±0.005% max at 10kHz F8 ±0.03% max at 100kHz F8 ±0.1% typ at 1 MHz F8
- 6-DECADE DYNAMIC RANGE
- 20ppm/°C max GAIN DRIFT
- OUTPUT DTL/TTL/CMOS COMPATIBLE
- ACTIVE PULL-UP OUTPUT

## DESCRIPTION


The VFC62 monolithic voltage-to-frequency and frequency-to voltage converter provides a simple low cost method of converting analog signals into digital pulses. The digital pulse train repetition rate is proportional to the amplitude of the analog input voltage. In the noise-immune digital form the analog signal may be transmitted long distances without degradation. It may be converted to a binary number with a counter or microprocessor or may be returned

### **APPLICATIONS**

- INEXPENSIVE A/D AND D/A CONVERTER
- DIGITAL PANEL METERS
- 2-WIRE DIGITAL TRANSMISSION WITH NOISE IMMUNITY
- FM MOD/DEMOD OF TRANSDUCER SIGNALS
- PRECISION LONG TERM INTEGRATOR
- High resolution optical link for isolation
- AC LINE FREQUENCY MONITOR
- MOTOR SPEED MONITOR AND CONTROL

to analog form using a frequency-to-voltage converter.

The digital output is an active pull-up type which provides better load driving capability than the usual open collector outputs. Output pulses are DTL, TTL and CMOS compatible. High accuracy (±0.005% max nonlinearity at 10kHz) is achieved with relatively few external components. Only one resistor and two capacitors are required.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: 8BRCORP - Telex: 66-6491

## **SPECIFICATIONS**

**ELECTRICAL** At  $T_A = +25^{\circ}C$  and  $\pm 15$ VDC power supply unless otherwise noted.

		VFC62BG/BM/SM			VFC62CG/CM			
CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V/F CONVERTER FOUT = \	/IN/7.5 R1C1, Figure 4							
INPUT TO OP AMP			T					
Voltage Range(1)	Fig. 4 with e <sub>2</sub> = 0	> 0		Note 2	•	-	•	V
*Onago rango.	Fig. 4 with e <sub>1</sub> = 0	< 0	ļ	-10	•		•	v
Current Range(1)	IIN = VIN/RIN	+0.25		+750	•		•	μА
Bias Current								nA
Inverting Input			4 10	8 30				nA
Noninverting Input			,0	±0.15			•	mV
Offset Voltage(3)			±5					μV/°C
Offset Voltage Drift Differential Impedance		300    5	650    5		•			kΩ∥ pF
Common-mode			_ "					_
Impedance		300    3	500 ∥ 3		•	•		kΩ∥ pF
ACCURACY								
Linearity Error(1)(4)(5)	Fig. 4 with e <sub>2</sub> + = 0(6)							
Emounty Enon A A 7	0.01Hz ≤ fout ≤ 10kHz		±0.004	±0.005		±0.0015	±0.002	% of FSR
	0.1Hz ≤ fout ≤ 100kHz		±0.008	±0.03			,	% of FSR % of FSR
	1Hz ≤ fout ≤ 1MHz		±0.1	145			•	ppm of FSR
Offset Error	Input Offset Voltage(3)		±0.5	±15				ppm of FSR/°C
Offset Drift(7)			±0.5 ±5	±10				% of FSR
Gain Error(3)	f = 10kHz		±5	50			20	ppm of FSR/°C
Gain Drift(7) Full Scale Drift	f = 10kHz			50			20	ppm of FSR/°C
(offset drift &	,							
gain drift(7) (8)(9)								
Power Supply Sensitivity	±V <sub>CC</sub> = 14VDC to 18VDC			±0.015				% of FSR/%
DYNAMIC RESPONSE								
Full Scale Frequency	CLOAD ≤ 50pF			1	<b>l</b> .	1	•	MHz
Dynamic Range		6	1		١.			decades
Settling Time	(V/F) to specified linearity							
	for a full scale input step		Note 10 Note 10			١.		
Overload Recovery	< 50% overload		14016 10			ļ—		
ACTIVE PULL-UP OUTP				0.4				l v
Voltage, Logic "0"	Isink = 8mA, max	V 00				ļ		ľ
Voltage, Logic "1"	For Best Linearity	V <sub>PU</sub> - 2.6	25	VPU	i -			, %
Duty Cycle at FS Fall Time	IOUT = 5mA, CLOAD = 500pF		100					nsec
		<u> </u>		L	<u> </u>		L.——	
F/V CONVERTER VOUT			1 1		T-		ι – –	1
INPUT TO COMPARATO	R	50 ∦ 10	150    10				1	kΩ ∥ pF
Impedance Logic "1"		+1.0	100    100	+Vcc		l	٠ .	V
Logic "0"		-Vcc		-0.05		l	٠.	V
Pulse-width Range		0.25			•	İ		μsec
OUTPUT FROM OP AMP				,		1		
Voltage	lo = 6mA	0 to +10				•		v
Current	Vo = 7VDC	+10	1					mA
Impedance	Closed-loop			0.1				υ 0
Capacitive Load	Without oscillation			100		1	<u> </u>	pF
POWER SUPPLY								
Rated Voltage			±15			•		V
Voltage Range, Vcc		±13		±20	1:		1	l v
Pull-up Voltage		+3.5		+V <sub>cc</sub>	'	١.	.:	V .
Quiescent Current	not including load current		±6	±7.5	l	<u> </u>	<u> </u>	mA
TEMPERATURE RANGE								
Specification								
B and C Grades					o +85			°C
S Grade			1	-55 to	+125		-	°C
Operating			1		1		1	•c
B and C Grades			Ì		o +85 o +125			•c
S Grade		-65		+150	l -65	1	+150	•c
Storage	1	1 -00	1	1	1 30	i	1	

<sup>\*</sup>Specification the same as for VFC62BG/BM/SM.


#### NOTES:


- 1. A 25% duty cycle at full scale (0.25mA input current) is recommended where possible to achieve best linearity.
- 2. Determined by Rin and full scale current range constraints.
- 3. Adjustable to zero. See Offset and Gain Adjustment section.
- Linearity error at any operating frequency is defined as the deviation from a straight line drawn between the full scale frequency and 0.1% of full scale frequency. See Discussion of Specifications section.
- 5. When offset and gain errors are nulled, at an operating temperature, the linearity error determines the final accuracy.
- 6. For e1 = 0 typical linearity errors are 0.01% at 10kHz, 0.2% at 100kHz.
- 7. Exclusive of external components drift.
- 8. FSR = Full Scale Range (corresponds to full scale frequency and full scale input voltage).
- 9. Positive drift is defined to be increasing frequency with increasing temperature.
- 10. One pulse of new frequency plus 50nsec typical.

#### **ABSOLUTE MAXIMUM RATINGS**


±20V
50mA
+20mA
±Vcc
±Vcc
-65°C to +150°C
+300°C


#### **MECHANICAL**





#### **PIN CONFIGURATIONS**





## DISCUSSION OF SPECIFICATIONS

#### LINEARITY

Linearity is the maximum deviation of the actual transfer function from a straight line drawn between the end points (100% full scale input or frequency and 0.1% of full scale called zero). Linearity is the most demanding measure of voltage-to-frequency converter performance, and is a function of the full scale frequency. Refer to Figure 1 to determine typical linearity error for your application. Once the full scale frequency is chosen, the linearity is a function of operating frequency as it varies between zero and full scale. Examples for 10kHz full scale are shown in Figure 2. Best linearity is achieved at lower gains ( $\Delta f_{\rm OUT}/\Delta V_{\rm IN}$ ) with operation as close to the chosen full scale frequency as possible.

The high linearity of the VFC62 makes the device an excellent choice for use as the front end of A/D converters with 12- to 14-bit resolution, and for highly accurate transfer of analog data over long lines in noisy environments (2-wire digital transmission).




FIGURE 1. Linearity Error vs Full Scale Frequency.




FIGURE 2. Linearity Error vs Operating Frequency.

#### FREQUENCY STABILITY VS TEMPERATURE

The full scale frequency drift of the VFC62 versus temperature is expressed as parts per million of full scale range per °C. As shown in Figure 3, the drift increases above 10kHz. To determine the total accuracy drift over temperature, the drift coefficients of external components

(especially  $R_1$  and  $C_1$ ) must be added to the drift of the VFC62 .




FIGURE 3. Full Scale Drift vs Full Scale Frequency.

#### RESPONSE

Response of the VFC62 to changes in input signal level is specified for a full scale step, and is 50nsec plus 1 pulse of the new frequency. For a 10V input signal step with the VFC62 operating at 100kHz full scale, the settling time to within  $\pm 0.01\%$  of full scale is  $10\mu$ sec.

#### THEORY OF OPERATION

The VFC62 monolithic voltage-to-frequency converter provides a digital pulse train output whose repetition rate is directly proportional to the analog input voltage. The circuit shown in Figure 4 is composed of an input amplifier, two comparators and a flip-flop (forming a one-shot), two switched current sinks, and an active pullup output transistor stage. Essentially the input amplifier acts as an integrator that produces a two-part ramp. The first part is a function of the input voltage, and the second part is dependent on the input voltage and current sink. When a positive input voltage is applied at V<sub>IN</sub>, a current will flow through the input resistor, causing the voltage at V<sub>OUT</sub> to ramp down toward zero, according to dV/dt = V<sub>IN</sub>/R<sub>1</sub>C<sub>1</sub>. During this time the constant current sink is disabled by the switch. Note, this period is only dependent on VIN and the integrating components.

When the ramp reaches a voltage close to zero, comparator A sets the flip-flop. This closes the current sink switches as well as changing  $f_{\rm OUT}$  from logic 0 to logic 1. The ramp now begins to ramp up, and 1mA charges through  $C_1$  until  $V_{C1}=-7.5V$ . Note this ramp period is dependent on the 1mA current sink, connected to the negative input of the op amp, as well as the input voltage. At this -7.5V threshold comparator B resets the flip-flop, and the ramp voltage begins to ramp down again before the input amplifier has a chance to saturate. In effect the comparators and flip-flop form a one-shot whose period is determined by the internal reference and a 1mA current sink plus the external capacitor,  $C_1$ . After the one-shot resets,  $f_{\rm OUT}$  changes back to logic 0 and the cycle begins again.

The transfer function for the VFC62 is derived as follows




FIGURE 4. Functional Block Diagram of the VFC62.

for the circuit shown in Figure 4. Detailed waveforms are shown in Figure 5.

$$f_{OUT} = \frac{1}{t_1 + t_2}$$
 (1)

In the time  $t_1 + t_2$ , the integrator capacitor  $C_2$  charges and discharges but the net voltage change is zero.

Thus 
$$\Delta Q = 0 = I_{IN} t_1 + (I_{IN} - I_A) t_2$$
 (2)

So that 
$$I_{1N}(t_1 + t_2) = I_A t_2$$
 (3)

Thus 
$$\Delta Q = 0 = I_{IN} t_1 + (I_{IN} - I_A) t_2$$
 (2)  
So that  $I_{IN} (t_1 + t_2) = I_A t_2$  (3)  
But since  $t_1 + t_2 = \frac{1}{f_{OUT}}$  and  $I_{IN} = \frac{V_{IN}}{R_1}$  (4), (5)  

$$f_{OUT} = \frac{V_{IN}}{I_A R_1 t_2}$$
 (6)

$$f_{OUT} = \frac{V_{IN}}{I \cdot P \cdot A} \tag{6}$$




FIGURE 5. Integrator and VFC Output Timing.

In the time t2, IB charges the one-shot capacitor C1 until its voltage reaches -7.5V and trips comparator B.

Thus 
$$t_2 = \frac{C_1}{I_B}$$
 (7)

oltage reaches -7.5V and trips comparator B.

Thus 
$$t_2 = \frac{C_1 7.5}{I_B}$$
 (7)

Using (7) in (6) yields  $f_{OUT} = \frac{V_{IN}}{7.5 R_1 C_1} x \frac{I_B}{I_A}$  (8)

Since  $I_A = I_B$  the result is

 $f_{OUT} = \frac{V_{IN}}{7.5 R_1 C_1}$  (9)

$$f_{OUT} = \frac{V_{IN}}{7.5 R_1 C_1} \tag{9}$$

Since the integrating capacitor, C2, affects both the rising and falling segments of the ramp voltage, its tolerance and temperature coefficient do not affect the output frequency. It should, however, have a leakage current that is small compared to IIN, since this parameter will add directly to the gain error of the VFC. C1, which controls the one-shot period, should be very precise since its tolerance and temperature coefficient add directly to the errors in the transfer function.

The operation of the VFC62 as a highly linear frequencyto-voltage converter, follows the same theory of operation as the voltage-to-frequency converter. e1 and e2 are shorted and Fin is disconnected from Vout. Fin is then driven with a signal which is sufficient to trigger comparator A. The one-shot period will then be determined by C1 as before, but the cycle repetition frequency will be dictated by the digital input at FIN.

#### **DUTY CYCLE**

The duty cycle (D) of the VFC is the ratio of the one-shot period (t2) or pulse width, PW, to the total VFC period (t1 + t<sub>2</sub>). For the VFC62, t<sub>2</sub> is fixed and t<sub>1</sub> + t<sub>2</sub> varies as the input voltage. Thus the duty cycle is a function of the input voltage. Of particular interest is the duty cycle at full scale frequency, DFS, which occurs at full scale input. D<sub>FS</sub> is a user-determined parameter which affects linearity.

$$D_{FS} = \frac{t_2}{t_1 + t_2} = PW \times f_{FS}$$

Best linearity is achieved when D<sub>FS</sub> is 25%. By reducing equations (7) and (9) it can be shown that

$$D_{FS} = \frac{V_{IN} \max / R_1}{1 mA} = \frac{I_{IN} \max}{1 mA}$$

Thus  $D_{FS} = 0.25$  corresponds to  $I_{IN}$  max = 0.25mA.

# INSTALLATION AND OPERATING INSTRUCTIONS

#### **VOLTAGE-TO-FREQUENCY CONVERSION**

The VFC62 can be connected to operate as a V/F converter that will accept either positive or negative input voltages, or an input current. Refer to Figures 6 and 7.




FIGURE 6. Connection Diagram for V/F Conversion,
Positive Input Voltages.




FIGURE 7. Connection Diagram for V/F Conversion, Negative Input Voltages.

## **EXTERNAL COMPONENT SELECTION**

In general the design sequence consists of: (1) choosing  $f_{MAX}$ , (2) choosing the duty cycle at full scale (D<sub>FS</sub> = 0.25 typically), (3) determining the input resistor,  $R_1$  (Figure 4), (4) calculating the one-shot capacitor,  $C_1$ , and (5) selecting the integrator capacitor  $C_2$ .

## Input Resistors R1 and R3

The input resistance ( $R_1$  and  $R_3$  in Figures 6 and 7) is calculated to set the desired input current at full scale input voltage. This is normally 0.25mA to provide a 25% duty cycle at full scale input and output. Values other than  $D_{FS} = 0.25$  may be used but linearity will be affected. The nominal value of  $R_1$  is

$$R_1 = \frac{V_{IN} \max}{0.25 mA} \tag{10}$$

If gain trimming is to be done, the nominal value is reduced by the tolerance of  $C_1$  and the desired trim range.  $R_1$  should have a very-low temperature coefficient since its drift adds directly to the errors in the transfer function.

#### One-Shot Capacitor, C1

This capacitor determines the duration of the one-shot pulse. From equation (9) the nominal value is  $C_{II} = \frac{V_{IN}}{V_{IN}}$ 

$$C_{1 \text{ nom}} = \frac{V_{1N}}{7.5 R_1 f_{OUT}}$$
 (11)

For the usual 25% duty at  $f_{MAX} = V_{1N}/R_1 = 0.25mA$  there is approximately 15pF of residual capacitance so that the design value is

$$C_1(pF) = \frac{33 \times 10^6}{f_{FS}} - 15$$
 (12)

where  $f_{FS}$  is the full scale output frequency in Hz. The temperature drift of  $C_1$  is critical since it will add directly to the errors of the transfer function. An NPO ceramic type is recommended. Every effort should be made to minimize stray capacitance associated with  $C_1$ . It should be mounted as close to the VFC62 as possible. Figure 8 shows pulse width and full scale frequency for various values of  $C_1$  at  $D_{FS} = 25\%$ .




FIGURE 8. Output Pulse Width ( $D_{FS} = 0.25$ ) and Full Scale Frequency vs External One-shot Capacitance.

#### Integrating Capacitor, C2

Since  $C_2$  does not occur in the V/F transfer function equation (9), its tolerance and temperature stability are not important; however, leakage current in  $C_2$  causes a gain error. A ceramic type is sufficient for most applications. The value of  $C_2$  determines the amplitude of  $V_{\rm OUT}$ . Input amplifier saturation, noise levels for the comparators and slew rate limiting of the integrator

determine a range of acceptable values.

$$C_{2} (\mu F) = \begin{cases} \frac{100}{f_{FS}} ; & \text{if } f_{FS} \le 100 \text{kHz} \\ 0.001; & \text{if } 100 \text{kHz} < f_{FS} \le 500 \text{kHz} \\ 0.0005; & \text{if } f_{FS} > 500 \text{kHz} \end{cases}$$
(13)

#### Trimming Components R<sub>3</sub>, R<sub>4</sub>, R<sub>5</sub>

 $R_3$  nulls the offset voltage of the input amplifier. It should have a series resistance between  $10k\Omega$  and  $100k\Omega$  and a temperature coefficient less than  $100ppm/^{\circ}C$ .  $R_4$  can be a 10% carbon film resistor with a value of  $10M\Omega$ .

 $R_3$  nulls the gain errors of the converter and compensates for intitial tolerances of  $R_1$  and  $C_1$ . Its total resistance should be at least 20% of  $R_1$ , if  $R_1$  is selected 10% low. Its temperature coefficient should be no greater than five times that of  $R_1$ , to maintain a low drift of the  $R_3$  -  $R_1$  series combination.

#### **OFFSET AND GAIN ADJUSTMENT PROCEDURES**

To null errors to zero, follow this procedure:

- 1. Apply an input voltage that should produce an output frequency of 0.001 x full scale.
- 2. Adjust R<sub>5</sub> for proper output.
- 3. Apply the full scale input voltage.
- 4. Adjust R<sub>3</sub> for proper output.
- 5. Repeat steps I through 4.

If nulling is unnecessary for the application, delete R<sub>4</sub> and R<sub>5</sub>, and replace R<sub>3</sub> with a short circuit.

#### **POWER SUPPLY CONSIDERATIONS**

The power supply rejection ratio of the VFC62 is 0.015% of FSR/% maximum. To maintain  $\pm 0.015\%$  conversion, power supplies which are stable to within  $\pm 1\%$  are recommended. These supplies should be bypassed as close as possible to the converter with  $0.01\mu$ F capacitors. Internal circuitry causes some current to flow in the common connection (pin 11 on DIP package). Current flowing into the four pin (logic sink current) will also contribute to this current. It is advisable to separate this common lead ground from the analog ground associated with the integrator input to avoid errors produced by these currents flowing through any ground return impedance.

#### DESIGN EXAMPLE

Given a full scale input of +10V, select the values of  $R_1$ ,  $R_2$ ,  $R_3$ ,  $C_1$ , and  $C_2$  for a 25% duty cycle at 100kHz maximum operation into one TTL load. See Figure 6. Selecting  $C_1$  (D<sub>FS</sub> = 0.25)

$$C_1 = [(33 \times 10^6)/f_{MAX}] - 15$$
 [(66 x 10<sup>6</sup>)/f<sub>MAX</sub>] -15 if  $D_{FS} = 0.5$ 

 $= [(33 \times 10^6)/100 \text{kHz}] - 15$ 

= 315pF

Choose a 300pF NPO ceramic capacitor with 1% to 10% tolerance.

$$\frac{\text{Selecting } R_1 \text{ and } R_3}{R_1 + R_3 = V_{IN} \max / 0.25 mA} \\ = 10V / 0.25 mA$$
 
$$V_{IN} \max / 0.5 mA$$
 if  $D_{FS} = 0.5$ 

 $=40k\Omega$ 

Choose 32.4k $\Omega$  metal film resistor with 1% tolerance and  $R_3 = 10k\Omega$  cermet potentiometer.

### Selecting C<sub>2</sub>

 $C_2 = 10^2 / F_{\text{max}}$ 

 $= 10^2 / 100 \text{kHz}$ 

 $= 0.001 \mu F$ 

Choose a  $0.001\mu F$  capacitor with  $\pm 5\%$  tolerance.

#### FREQUENCY-TO-VOLTAGE CONVERSION

To operate the VFC62 as a frequency-to-voltage converter, connect the unit as shown in Figure 9. To interface with TTL-logic, the input should be coupled through a capacitor, and the input to pin 10 biased near  $\pm 2.5$ V. The converter will detect the falling edges of the input pulse train as the voltage at pin 10 crosses zero. Choose  $C_3$  to make t=0.1T (see Figure 9). For input signals with amplitudes less than 5V, pin 10 should be biased closer to zero to insure that the input signal at pin 10 crosses the zero threshold. Errors are nulled following the procedure given on this page, using 0.001 x full scale frequency to null offset, and full scale frequency to null the gain error. Use equations from V/F calculations to find  $R_1$ ,  $R_3$ ,  $R_4$ ,  $R_5$ ,  $C_1$  and  $C_2$ .




FIGURE 9. Connection Diagram for F/V Conversion.

## **TYPICAL APPLICATIONS**

Excellent linearity, wide dynamic range, and compatible TTL, DTL, and CMOS digital output make the VFC62 ideal for a variety of VFC applications. High accuracy allows the VFC62 to be used where absolute or exact readings must be made. It is also suitable for systems requiring high resolution up to 14 bits.

Figures 10 - 14 show typical applications of the VFC62.






FIGURE 10. Inexpensive A/D with Two-Wire Digital Transmission Over Twisted Pair.




FIGURE 11. Inexpensive Digital Panel Meter.




FIGURE 12. Remote Transducer Readout via Fiber Optic Link (analog and digital output).




FIGURE 13. Bipolar input is accomplished by offsetting the input to the VFC with a reference voltage. Accurately matched resistors in the REF101 provide a stable half-scale output frequency at zero volts input.




FIGURE 14. Absolute value circuit with the VFC62. Op amp, D<sub>1</sub> and Q<sub>1</sub> (its base-emitter junction functioning as a diode) provide full-wave rectification of bipolar input voltages. VFC output frequency is proportional to |e<sub>1</sub>|.

The sign bit output provides indication of the input polarity.