

SDC-14610/15 SERIES



THREE CHANNEL 14- AND 16-BIT TRACKING S/D CONVERTERS

DESCRIPTION

The SDC-14610/15 Series are small low cost triple synchro- or resolver-to-digital converters. The SDC-14610 Series is fixed at 14 bits, the SDC-14615 at 16 bits. The three channels are independent tracking types but share digital output pins and a common reference.

The velocity output (VEL) from the SDC-14610/15 Series, which can be used to replace a tachometer, is a 4 V signal referenced to ground with a linearity of 1% of output voltage.

A BIT output is optional and is a logic line that indicates LOS (Loss Of Signal) or excessive converter error. Due to pin limitations this option will exclude the velocity output.

SDC-14610/15 Series converters are available with operating temperature ranges of 0°C to +70°C and -55°C to +125°C, and MIL-PRF-38534 processing is available.

APPLICATIONS

With its low cost, small size, high accuracy, and versatile performance, the SDC-14610/15 Series converters are ideal for use in modern high-performance military and industrial position control systems. Typical applications include radar antenna positioning, navigation and fire control systems, motor control, and robotics.

FEATURES

- Fixed 14- or 16-Bit Resolution
- Small Size 36-Pin DDIP Package
- Three Independent Converters
- Low Cost
- Velocity Output Eliminates Tachometer
- Optional BIT Output
- High Reliability Single Chip Monolithic
- -55°C to +125°C Operating Temperature Range
- MIL-PRF-38534 Processing Available




FIGURE 1. SDC-14610/15 BLOCK DIAGRAM (ONE CHANNEL)

TABLE 1. SDC-14610/15 SPECIFICATIONS (EACH CHANNEL)

These specs apply over the rated power supply, temperature, and reference frequency ranges; 10% signal amplitude variation, and 10% harmonic distortion. Each Channel unless stated otherwise.

monic distortion. Each Channel unless stated otherwise.						
PARAMETER	UNIT	VALUE				
RESOLUTION	Bits	14	16			
ACCURACY	Min	4 + 1 LSB	2(4) + 1 LSB			
REPEATABILITY	LSB		1 max			
DIFFERENTIAL LINEARITY	LSB	1 max				
REFERENCE INPUT		(+REF, -REF),				
T		Common to All Channels				
Type			ferential			
Voltage Benge	Vrms	2 & 11.8 V UN	NITS 90 V unit 10-130			
Voltage Range Frequency	Hz	2-35 360-5000	see note			
Input Impedance						
single ended	Ohm	60k	270k min			
differential	Ohm	120k	540k min 200			
Common Mode Range	Vpeak	100 transient	300 transient			
SIGNAL INPUT			n Channel			
CHARACTERISTICS		Laci	- Onamici			
90 V Synchro Input (L-L)	01	4001				
Zin line-to-line Zin line-to-ground	Ohm Ohm	123k 80k				
Common Mode Voltage	V	180 max				
_						
11.8 V Synchro Input (L-L)	Oleman	501				
Zin line-to-line Zin line-to-ground	Ohm Ohm	52k 34k				
Common Mode Voltage	V	30 max				
11.8 V Resolver Input (L-L) Zin line-to-line	Ohm	1406				
Zin line-to-ground	Ohm Ohm	140k 70k				
Common Mode Voltage	V	30 max				
2 V Direct Input (L-L) Voltage Range	Vrms	2 nom, 2.3 m				
Max Voltage No Damage	VIIIIS	25 cont, 100 p				
Input Impedance	Ohm	20 M//10 pF m				
DIGITAL INPUT/OUTPUT						
Logic Type		TTL/CMOS co				
Inputs		Logic 0 = 0.8				
		Logic 1 = 2.0				
			a max P.U. current V //5 pF max.			
			ient protected			
		F1-01				
Inhibit (INH)(common)		Each Channe Logic 0 inhibit				
		stable within				
Enable Bits 1 to 8 (EM)		Logic 0 enable	es; Data stable			
Enable Bits 9 to 14(16) (EL)		within 150 ns	-			
		Logic 1 = High Data High Z w				
		Dala High Z V	viu iii 100 115			
Outputs	Outputs Common to All Channels					
Parallel Data [1-14(16)]	bits		s; 2 bytes natural			
		binary angle,	positive logic			
	L					

TABLE 1. SDC 14610/15 SPECIFICATIONS (CONTINUED)					
PARAMETER	UNIT	VALUE			
DIGITAL INPUT/OUTPUT OUTPUTS (continued) Built-In-Test (BIT)(Optional)		±100 L ter of 5	SBs of 600 µs c		
Drive Capability	TTL	50 pF - Logic 0 at 0.4 Logic 1 mA at 2 Logic 0 Logic 1); 1 TTL V max ; 10 TT 2.8 V m); 100 m ; +5 V s	. load, 1 L loads iin nV max supply r driving	, -0.4 driving
DYNAMIC CHARACTERISTICS Each Channel		6	Devic	e Type 400	00 Hz
Input Frequency Bandwidth(Closed Loop) Ka A1 A2 A B Resolution	Hz Hz 1/s ² 1/s 1/s 1/s	47-5 k 15 830 0.17 5k 29 14.5		360-5 k 103 53k 1.33 40k 230 115	
Tracking Rate typical minimum Acceleration (1 LSB lag) Settling Time (179° step max)	rps rps deg/s ² msec	1.25 1 18 1100	0.31 0.25 4.5 2500	14 10 8 1160 140	2.5 2 290 320
VELOCITY CHARACTERISTICS Polarity Voltage Range(Full Scale) Voltage Scaling Scale Factor Scale Factor TC Reversal Error Linearity Zero Offset Zero Offset TC Load Noise	±V rps/FS ±% ppm/°C ±% ±% mV µV/°C kOhm (Vp/V)%	Positive 4.5 typ 10 10 typ 100 typ 1 typ 0.5 typ 5 typ 15 typ	20 n 20 n 20 m 20 m 2 m 1 m 10 n	max ax ax nax nax nax	
POWER SUPPLIES Nominal Voltage Voltage Range Max Volt. w/o Damage Current (Ea.)	V ±% V mA	Total D +5 5 +7	Pevice -5 10 -7 51 max	×.	
TEMPERATURE RANGE Operating -30X -10X Storage	သို့ သို့	0 to +7 -55 to - -65 to -	+125		
PHYSICAL CHARACTERISTICS Size Weight	in (mm) oz	1	0.78 x (19.8 x		

Note: 47 - 5k for 90 V, 60 Hz; 360 - 5k for 90 V, 400 Hz

THEORY OF OPERATION

The SDC-14610/15 Series of converters are based upon a single chip CMOS custom monolithic. They are implemented using the latest IC technology which merges precision analog circuitry with digital logic to form a complete high performance tracking resolver-to-digital converter.

FIGURE 1 is the Functional Block Diagram of SDC-14610/15 Series. The converter operates with ± 5 V dc power supplies. Analog signals are referenced to analog ground, which is at ground potential. The converter is made up of three main sections; an input front-end, a converter, and a digital interface. The converter front-end differs for synchro, resolver and direct inputs. An electronic Scott-T is used for synchro inputs, a resolver conditioner for resolver inputs and a sine and cosine voltage follower for direct inputs. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 14-bit digital angle ϕ . Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of SIN θ COS ϕ - COS θ SIN ϕ = SIN(θ - ϕ) using amplifiers, switches, logic and capacitors in precision ratios.

The converter accuracy is limited by the precision of the computing elements in the CT. In these converters ratioed capacitors are used in the CT, instead of the more conventional precision ratioed resistors. Capacitors used as computing elements with op-amps need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate to eliminate this drifting and at the same time to cancel out the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The dc error is integrated yielding a velocity voltage which in turn drives a voltage controlled oscillator (VCO). This VCO is an incremental integrator (constant voltage input to position rate output) which together with the velocity integrator forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the loop and another lag at higher frequency is introduced to reduce the gain and ripple at the carrier frequency and above.

TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its functional block diagram and its bode plots (open and closed loop); these are shown in FIGUREs 1 and 2 respectively.

The open loop transfer function is as follows:

Open Loop Transfer Function =
$$\frac{A^2 \left(\frac{S}{B} + 1\right)}{S^2 \left(\frac{S}{10B} + 1\right)}$$

where A is the gain coefficient

and B is the frequency of lead compensation

The components of gain coefficient are error gradient, integrator gain, and VCO gain. These can be broken down as follows:

- Error Gradient = 0.011 volts per LSB (CT+Error Amp+Demod)
- Integrator gain = $\frac{1}{R_i C_i}$ volts per second per volt
- VCO Gain = $\frac{1}{1.25 \text{ R}_{\text{v}} \text{C}_{\text{v}}}$ LSBs per second per volt

GENERAL SETUP CONSIDERATIONS

The following recommendations should be considered when connecting the SDC-14610/15 Series converters:

- 1) Power supplies are ±5 V dc. For lowest noise performance it is recommended that a 0.1 µF or larger cap be connected from each supply to ground near the converter package.
- 2) Direct inputs are referenced to A GND.

INHIBIT AND ENABLE TIMING

The Inhibit (INH) signal is used to freeze the digital output angle in the transparent output data latch while data is being transferred. Application of an Inhibit signal does not interfere with the continuous tracking of the converter. As shown in FIGURE 3, angular output data is valid 500 nanoseconds maximum after the application of the low-going inhibit pulse.

Output angle data is enabled onto the tri-state data bus in six bytes. The Enable MSB (EM A,EM B, or EM C) is used for the most significant 8 bits and Enable LSB (EL A, EL B, or EL C) is used for the least significant bits. As shown in FIGURE 4, output data is valid 150 nanoseconds maximum after the application of a low-going enable pulse. The tri-state data bus returns to the high impedance state 100 nanoseconds maximum after the rising edge of the enable signal.




FIGURE 2. BODE PLOTS




FIGURE 3. INHIBIT TIMING




FIGURE 4. ENABLE TIMING


BIT, BUILT-IN-TEST (OPTIONAL)

This output is a logic line that will flag an internal fault condition, or LOS (Loss-Of-Signal). The internal fault detector monitors the internal error and, when it exceeds ±100 LSBs, will set the line to a logic 0; this condition will occur during a large-step input and will reset to a logic 1 after the converter settles out. (The error voltage is filtered with a 500 µs filter) BIT will set for an overvelocity condition because the converter loop can't maintain input/output sync. BIT will also be set if a total LOS (loss of all signals) occurs.

NO FALSE 180° HANGUP

This feature eliminates the "false 180" reading" during instantaneous 180° step changes; this condition most often occurs when the input is "electronically switched" from a digital-to-synchro converter. If the "MSB" (or 180° bit) is "toggled" on and off, a converter without the "false 180° hangup" feature may fail to respond.

The condition is artificial, as a "real" synchro or resolver can not change its output 180° instantaneously. The condition is most often noticed during wraparound verification tests, simulations, or troubleshooting.



Notes:

- 1. Dimensions are in inches (millimeters).
- 2. Lead identification numbers are for reference only.
- 3. Lead clusters shall be centered within ±0.01 of outline dimensions. Lead spacing dimensions apply only at seating plane.
- 4. Pin material meets solderability requirements to MIL-STD-202E, Method 208C.
- 5. Case is electrically floating.


FIGURE 5. SDC-14610/15 MECHANICAL OUTLINE

TABLE 2. PINOUTS (36 PIN)*						
1	S1A(S)	S1A(R)	N.C.	36	VEL A (Velocity Output)**	
2	S2A(S)	S2A(R)	+COSA(D)	36	EM A (Enable MSBs)	
3	S3A(S)	S3A(R)	+SINA(D)	34	EL A (Enable LSBs)	
4	N.C.	S4A(R)	N.C.	33	INH (Inhibit)	
5	5 GND (Ground)		32	VEL B (Velocity Output)**		
6	A GND (Analog Ground)		31	EM B (Enable MSBs)		
7	S1B(S)	S1B(R)	N.C.	30	EL B (Enable LSBs)	
8	S2B(S)	S2B(R)	+COSB(D)	29	Bit 8/Bit 16***	
9	S3B(S)	S3B(R)	+SINB(D)	28	Bit 7/Bit 15***	
10	N.C.	S4B(R)	N.C.	27	Bit 6/Bit 14	
11	1 -5 V (Power Supply)		26	Bit 5/Bit 13		
12	2 +5 V (Power Supply)		25	Bit 4/Bit 12		
13	S1C(S)	S1C(R)	N.C.	24	Bit 3/Bit 11	
14	S2C(S)	S2C(R)	+COSC(D)	23	Bit 2/Bit 10	
15	S3C(S)	S3C(R)	+SINC(D)	22	Bit 1/Bit 9	
16	N.C.	S4C(R)	N.C.	21	VEL C (Velocity Output)**	
17	17 -REF (-Reference Input)		20	EL C (Enable LSBs)		
18	18 +REF (+Reference Input)		19	EM C (Enable MSBs)		

Notes: * (S) = Synchro; (R) = Resolver; (D) = 2 V Resolver Direct ** Replaced with BIT - "T" option.

^{***} Note: SDC-14615 Series only

ORDERING INFORMATION



^{*}Standard DDC Processing with burn-in and full temperature test—see table below.

STANDARD DDC PROCESSING				
TEST	MIL-STD-883			
TEST	METHOD(S)	CONDITION(S)		
INSPECTION	2009, 2010, 2017, and 2032	_		
SEAL	1014	A and C		
TEMPERATURE CYCLE	1010	С		
CONSTANT ACCELERATION	2001	А		
BURN-IN	1015, Table 1	_		

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by ILC Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith.

Specifications are subject to change without notice.



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7389 or 7413

Headquarters - Tel: (516) 567-5600 ext. 7389 or 7413, Fax: (516) 567-7358

Northern New Jersey - Tel: (908) 687-0441, Fax: (908) 687-0470

Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610 **West Coast -** Tel: (714) 895-9777, Fax: (714) 895-4988 **Europe -** Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264 **Asia/Pacific -** Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689

World Wide Web - http://www.ilcddc.com