
2-FUNCTION, 4-DIGIT LCD AUTOMOTIVE CLOCKS—PROGRAMMABLE



Owg. PC-001

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Range, T_S.....-65°C to +150°C

Caution: These CMOS devices have static protection, but are susceptible to damage if exposed to extremely high static electrical charges.

The SCL5615EP/HN/HW and SCL5616EP/HN/HW are 2-function digital automotive clock circuits. Fabricated on a single monolithic chip using silicon-gate CMOS PROM technology, they offer low cost, low power, and high reliability. Both circuits include digital frequency correction, stored in the internal nonvolatile memory, for easy adjustment of the oscillator nominal frequency.

Both devices are supplied in chip (suffix 'HN') or wafer form (suffix 'HW'), or in 40-lead plastic chip carriers (suffix 'EP'). They are rated for continuous operation over the automotive temperature range of -40°C to +85°C.


FEATURES

- Digital Tuning of Crystal Frequency
- PROM for Storing Frequency Correction Information
- 12 or 24 Hour Timekeeping Option (SCL5616EP/HN/HW only)
- Flashing Colon
- Two Switches Control All Setting Functions
- High Noise Immunity
- Internal Power-Up Reset Circuitry
- Internal Voltage Regulation


Always order by complete part number:

Part Number	Function	Style		
SCL5615EP	12 Hour mode	40-Lead PLCC		
SCL5615HN	[Dice in Waffle Pack		
SCL5615HW	Ī	Dice in Wafer Form		
SCL5616EP	12 or 24 Hour mode	40-Lead PLCC		
SCL5616HN		Dice in Waffle Pack		
SCL5616HW		Dice in Wafer Form		

5615 AND 5616 24 RUNGILON, 44D CHI LCD AUTOMOTIVE CLOCKS



SCL5615EP or SCL5616EP



5615 AND 5616 24 FUNCTION: 4-DIGITUGD AUTOMOTIVE CLOCKS


T-49-15-02

ELECTRICAL CHARACTERISTICS at T_A = -40°C to +85°C, in Typical Application (unless otherwise noted).

	Symbol	1	Limits			
Characteristic		Test Conditions	Min.	Typ. Max.	Units	
Operating Voltage Range	V _{DD}	T _A = +25°C	4.5		٧	
Zener Voltage	V _{DD}	I _{DD} = 1.0 mA	5.5	6.8	V	
Segment Output Current	l _{out}	V _{DD} = 5.0 V, V _{OUT} = 4.8 V	-20	<u> </u>	μА	
		V _{DD} = 5.0 V, V _{OUT} = 0.2 V	120		μА	
Backplane Output Current	I _{out}	V _{DD} = 5.0 V, V _{OUT} = 4.8 V	-80	. · · - · · · · · · · · · · · · · · · · · · ·	- μΑ	
		V _{DD} = 5.0 V, V _{OUT} = 0.2 V	240		- μ A	
LCD Drive Signal	V _{DISP}	V _{DD} ≥5.0 V	4.0		V	
Input Current	l _{IN}	S1, S2, DATA, or SELECT	-55	700	μА	
Oscillator Frequency	fosc		-	4.194 304 —	MHz	
Oscillator Starting Time	tosc	V _{DD} = Zener voltage		— 200	ms	
Oscillator Stability	Δf _{osc}	$\Delta V_{DD} = \pm 100 \text{ mV}$	_	— ±1.0	Маа	
Backplane Frequency	f _{BP}		_	64 -	``Hz	
Switch Debounce Time	t _{DB}		0	- 62.5	ms	
Osc. Feedback Resistance	R _{osc}		1 -	16 —	MΩ	
Osc. Input Capacitance	C _{osci}			15	pF	
Osc. Output Capacitance	C _{osco}	<u> </u>	1 -	30 —	pF	
Supply Current	l _{DD}	V _{DO} = 5.0 V	_	- 1.0	mA	

NOTE: Negative current is defined as coming out of (sourcing) the specified device terminal.

DISPLAY FORMAT



Dwg. OC-001

T-49-15-02

FUNCTIONAL DESCRIPTION DATA Logic Levels are V_{DD} and Ground

Power-Up Reset. When power up occurs, the hours and minutes counters are reset, and the clock starts running:


Device	Operation	
SCL5615EP/HN/HW SCL5616EP/HN/HW		and counting starts from 0:00 and counting starts from 1:00 AM

Programming Modes. Data is loaded by pulling DATA low (1 µs pulse duration) n times to set the desired bits for frequency correction into the data input register. This information is latched in the RAM, thus allowing the testing of the oscillator frequency adjustment without storing the selected pattern in the PROM cells. The data latched in the RAM is stored in the PROM cells when DATA is held low for a minimum of 10 ms.

The data stored in the data input register is cleared on any SELECT transition (low to high or high to low). It is also cleared when the program power voltage ($V_{\rm pp}$) is reduced from 18 V to $V_{\rm do}$. Clearing the data input register does not affect the data latched in the RAM.

Program V _{PP}	DATA V _D	SELECT V _S	Operation
18 V	Pulse	Ground	DATA load for frequency correction
18 V	Ground	V_{DD}	DATA store
V _{DD}	V _{DD}	Ground	Verify stored data

FREQUENCY CORRECTION





Frequency Correction. The on-chip oscillator circuit increases the crystal frequency approximately 40 ppm. This ensures that the typical crystal will operate within the tuning range. With V_s at ground, data pulses are then used to trim the internal clock frequency by 2 to 254 ppm to the required value. The quantity of data pulses needed (1 to 127) is

$$n = \frac{f_{BP} - 64}{128 \times 10^{-6}}$$

where f_{BP} is the measured frequency at BACKPLANE. Prior to trimming, it must be between 64.000 128 Hz and 64.016 256 Hz.

Operating Modes. The operating modes of the clock are controlled by the voltages applied to $V_{\rm pp}$, SELECT, IGNITION, and switches S1 and S2.

Program V _{PP}	SELECT V _s	S1	S2	IGNITION	Mode
V _{DD}	V _{DD}	Open	Open	Х	Clock running
V _{DD}	V _{DD}	Ground	Ground	12 V	Diagnostic
18 V	Ground	Open	Open	X	Programming

X = Irrelevant, ground or 12 V

Clock Running Mode. During the clock running mode, setting functions are achieved by either momentary or continuous operation of switches S1 and S2, which are enabled by IGNITION. Hours or minutes are incremented on S1 or S2 (respectively) depression and continue at a 1 Hz rate while the switch is depressed.

S1	S2	IGNITION	Operation
Open	Open	Х	Clock running
X	Х	Ground	Setting disabled
Ground	Open	12 V	Set hours
Open	Ground	12 V	Set Minutes
Ground	Ground	12 V	Change counting sequence (12 to 24 hour or 24 to 12 hour; SCL5616EP/HN/HW only)

X = Irrelevant, ground or 12 V for IGNITION, ground or open for \$1 and \$2

Diagnostic Mode. To enter the diagnostic mode, S1 and S2 are operated with IGNITION connected to 12 V. All segments are displayed for as long as S1 and S2 are depressed. On opening S1 and S2, the clock will leave the diagnostic mode and go through a power-up sequence. In the SCL5616EP/HN/HW, the counting sequence will change (from 12 hour to 24 hour or from 24 hour to 12 hour). To inhibit the power-up reset, hold the DATA input low (ground). The counting mode will change without resetting the hours or minutes counters. The counting sequence is forced to 12 hour in the SCL5615EP/HN/HW. In that case, operation of S1 or S2 will not affect the counting sequence.

5615 AND 5616 2FUNCTION 4EDIGIT LED AUTONOTIVE CLOCKS=::

Stored Data Verification. In the verify mode, the complement value of the information stored in the PROM cells is brought out directly to the segment output terminals for easy verification of the stored data. If a bit is programmed (high), the appropriate segment output is turned ON (low). The segments represent the binary equivalent of the number of frequency correction data pulses entered.

Frequency Selection Pulses 64 32 16 8 4 2 1 Segment b4 c4 d4 e4 c3 e3 c2

RECOMMENDED FLASH PROGRAMMING CHARACTERISTICS at T_A = +25°C, Logic Levels are V_{DD} and Ground (except PROGRAM High)

Symbol	Min.	Max.	Units
t _{PHDL}	1.0		μs
A .:	25		μs
tolH	1.0	1.5	μs
t _{DHL}	1.0		μs
t _{wo}	10	-	ms
t _{DHPL}	1.0		μs
t _{PLSX}	1.0		μs
t _{SLDV}		1.0	μs
t _{shox}		10	ns
	t _{PHDL} t _{SVDL} t _{DLH} t _{DHL} t _{wD} t _{DHPL} t _{PLSX}	t _{PHDL} 1.0 t _{SVDL} 25 t _{DLH} 1.0 t _{DHL} 1.0 t _{WD} 10 t _{DHPL} 1.0 t _{PLSX} 1.0 t _{SLDV} —	t _{PHDL} 1.0 — t _{SVDL} 25 — t _{DLH} 1.0 1.5 t _{DHL} 1.0 — t _{WD} 10 — t _{DHPL} 1.0 — t _{PLSX} 1.0 — t _{SLDV} — 1.0