

MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM

DESCRIPTION

The MH4M325DXJ/DNXJ is 4194304 -word x 32-bits dynamic RAM. This consists of eight industry standard 4M x 4 dynamic RAMs in SOJ.

The mounting of SOJ on a single in-line package provides any application where high densities and large quantities of memory are required. This is a socket-type memory module, suitable for easy interchange or addition of modules.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
MH4M325DXJ/DNXJ-5	50	13	25	90	5240
MH4M325DXJ/DNXJ-6	60	15	30	110	4320
MH4M325DXJ/DNXJ-7	70	20	35	130	3800

- 72pin single in-line package
- Single 5.0V ± 10% supply
- Low stand-by power dissipation
22mW (Max) ----- CMOS input level
- Low operating power dissipation

MH4M325DXJ/DNXJ- 5 -----	6.40W (Max)
MH4M325DXJ/DNXJ- 6 -----	5.28W (Max)
MH4M325DXJ/DNXJ- 7 -----	4.64W (Max)
- Hyper-page mode , RAS-only refresh , CAS before RAS refresh, Hidden refresh capabilities
- All inputs and output directly TTL compatible
2048 refresh cycles every 32ms (A0 ~ A10)


APPLICATION

Main memory unit for computers, Microcomputer memory,
Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW)

[Single side]

- | | |
|---------|---------|
| 1.Vss | 37.MP1 |
| 2.DQ0 | 38.MP3 |
| 3.DQ16 | 39.Vss |
| 4.DQ1 | 40.CAS0 |
| 5.DQ17 | 41.CAS2 |
| 6.DQ2 | 42.CAS3 |
| 7.DQ18 | 43.CAS1 |
| 8.DQ3 | 44.RAS0 |
| 9.DQ19 | 45.NC |
| 10.Vcc | 46.NC |
| 11.NC | 47.W |
| 12.A0 | 48.NC |
| 13.A1 | 49.DQ8 |
| 14.A2 | 50.DQ24 |
| 15.A3 | 51.DQ9 |
| 16.A4 | 52.DQ25 |
| 17.A5 | 53.DQ10 |
| 18.A6 | 54.DQ26 |
| 19.A10 | 55.DQ11 |
| 20.DQ4 | 56.DQ27 |
| 21.DQ20 | 57.DQ12 |
| 22.DQ5 | 58.DQ28 |
| 23.DQ21 | 59.Vcc |
| 24.DQ6 | 60.DQ29 |
| 25.DQ22 | 61.DQ13 |
| 26.DQ7 | 62.DQ30 |
| 27.DQ23 | 63.DQ14 |
| 28.A7 | 64.DQ31 |
| 29.NC | 65.DQ15 |
| 30.Vcc | 66.NC |
| 31.A8 | 67.PD1 |
| 32.A9 | 68.PD2 |
| 33.NC | 69.PD3 |
| 34.RAS2 | 70.PD4 |
| 35.MP2 | 71.NC |
| 36.MP0 | 72.Vss |



Outline 72N9D-C

	- 5	- 6	- 7
PD1	Vss	Vss	Vss
PD2	NC	NC	NC
PD3	Vss	NC	Vss
PD4	Vss	NC	NC

NC: NO CONNECTION

MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM

FUNCTION

in addition to normal read, write, a number of other functions, e.g., hyper page mode, $\overline{\text{RAS}}$ only refresh,


The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output		Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	Yes	Fast page mode Identical
Early write	ACT	ACT	ACT	APD	APD	VLD	OPN	Yes	
RAS-only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	Yes	
Hidden refresh	ACT	ACT	NAC	APD	DNC	OPN	VLD	Yes	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	Yes	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open

BLOCK DIAGRAM



MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a =25°C	8	W
T _{opr}	Operating temperature		0 ~ 70	°C
T _{stg}	Storage temperature		-40 ~ 125	°C

RECOMMENDED OPERATING CONDITIONS (T_a=0 ~ 70 °C , unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		5.5	V
V _{IL}	Low-level input voltage, all inputs	-1.0**		0.8	V

Note 1 : All voltage values are with respect to V_{SS}** : V_{IL}(Min) is -2.0V when undershoot width is less than 25ns.(The width is defined as the period when the voltage level is below V_{SS}.)ELECTRICAL CHARACTERISTICS (T_a=0 ~ 70 °C , V_{CC}=5.0V ± 10%, V_{SS}=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} =-5.0mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} =4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6V, Other inputs pins=0V	-80		80	μA
I _{CC1} (AV)	Average supply current from V _{CC} operating (Note 3,4,5)	MH4M325D -5	RAS, CAS cycling trc=twc=min. output open		1160	mA
		MH4M325D -6			960	
		MH4M325D -7			840	
I _{CC2}	Supply current from V _{CC} , stand-by (Note 6)	RAS= CAS = V _{IH} , output open			16	mA
		RAS= CAS ≥ V _{CC} -0.2 V			4	
I _{CC3} (AV)	Average supply current from V _{CC} refreshing (Note 3,5)	MH4M325D -5	RAS cycling, CAS= V _{IH} trc=min. output open		1160	mA
		MH4M325D -6			960	
		MH4M325D -7			840	
I _{CC4} (AV)	Average supply current from V _{CC} Hyper-Page-Mode (Note 3,4,5)	MH4M325D -5	RAS=V _{IL} , CAS cycling trc=min. output open		1120	mA
		MH4M325D -6			920	
		MH4M325D -7			720	
I _{CC6} (AV)	Average supply current from V _{CC} CAS before RAS refresh mode (Note 3)	MH4M325D -5	CAS before RAS refresh cycling trc=min. output open		1160	mA
		MH4M325D -6			960	
		MH4M325D -7			840	

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1}(AV), I_{CC3}(AV) and I_{CC4}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: I_{CC1}(AV) and I_{CC4}(AV) are dependent on output loading. Specified values are obtained with the output open.5: Column Address can be changed once or less while RAS=V_{IL} and CAS=V_{IH}.

MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM

CAPACITANCE ($T_a=0 \sim 70\text{ }^\circ\text{C}$, $V_{cc}=5.0V \pm 10\%$, $V_{ss}=0V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_i(A)$	Input capacitance, address inputs	$V_i=V_{ss}$ $f=1\text{MHz}$ $V_i=25\text{mVrms}$			54	pF
$C_i(W)$	Input capacitance, write control input				53	pF
$C_i(RAS)$	Input capacitance, RAS input				38	pF
$C_i(CAS)$	Input capacitance, CAS input				26	pF
C_i/O	Input/Output capacitance, data ports				17	pF

SWITCHING CHARACTERISTICS ($T_a=0 \sim 70\text{ }^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, $V_{ss}=0V$, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit
		MH4M325D -5		MH4M325D -6		MH4M325D -7		
		Min	Max	Min	Max	Min	Max	
t_{CAC}	Access time from \overline{CAS} (Note 7,8)		13		15		20	ns
t_{RAC}	Access time from \overline{RAS} (Note 7,9)		50		60		70	ns
t_{AA}	Column address access time (Note 7,10)		25		30		35	ns
t_{CPA}	Access time from CAS precharge (Note 7,11)		30		35		40	ns
t_{OHC}	Output hold time from CAS	5		5		5		ns
t_{OHR}	Output hold time from \overline{RAS} (Note 13)	5		5		5		ns
t_{CLZ}	Output low impedance time from CAS low (Note 7)	5		5		5		ns
t_{WEZ}	Output disable time after WE high (Note 12)		13		15		20	ns
t_{OFF}	Output disable time after \overline{CAS} high (Note 12,13)		13		15		20	ns
t_{REZ}	Output disable time after \overline{RAS} high (Note 12,13)		13		15		20	ns

Note 6: An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -Only refresh).

Note the \overline{RAS} may be cycled during the initial pause. And any 8 \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles are required after prolonged periods (greater than 32 ms) of \overline{RAS} inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 100pF.

The reference levels for measuring of output signal are 2.0V(VOH) and 0.8V(VOL).

8: Assumes that $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$ and $t_{CP} \geq t_{CP(max)}$.

9: Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} exceeds the value shown.

10: Assumes that $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$.

11: Assumes that $t_{CP} \leq t_{CP(max)}$ and $t_{ASC} \geq t_{ASC(max)}$.

12: $t_{WEZ(max)}$, $t_{OFF(max)}$ and $t_{REZ(max)}$ defines the time at which the output achieves the high impedance state ($I_{out} \leq \pm 10\text{ }\mu\text{A}$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

13: Output is disabled after both \overline{RAS} and \overline{CAS} go to high.

MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Refresh, and Hyper-Page Mode Cycles)

(Ta=0 ~ 70 °C, Vcc = 5V ± 10%, Vss=0V, unless otherwise noted See notes 14,15)

Symbol	Parameter	Limits						Unit
		MH4M325D -5		MH4M325D -6		MH4M325D -7		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time		32		32		32	ms
tRP	RAS high pulse width	30		40		50		ns
tRCD	Delay time, RAS low to CAS low (Note16)	18	32	20	45	20	50	ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tCPN	CAS high pulse width	8		10		13		ns
tRAD	Column address delay time from RAS low (Note17)	13	25	15	30	15	35	ns
tASR	Row address setup time before RAS low	0		0		0		ns
tASC	Column address setup time before CAS low (Note18)	0	10	0	13	0	13	ns
tRAH	Row address hold time after RAS low	8		10		10		ns
tCAH	Column address hold time after CAS low	8		10		10		ns
tDZC	Delay time, data to CAS low (Note19)	0		0		0		ns
tRDD	Delay time, RAS high to data (Note20)	13		15		20		ns
tCDD	Delay time, CAS high to data (Note20)	13		15		20		ns
tT	Transition time (Note21)	1	50	1	50	1	50	ns

Note 14: The timing requirements are assumed $t_r = 2\text{ns}$.15: $V_{IH(\text{min})}$ and $V_{IL(\text{max})}$ are reference levels for measuring timing of input signals.16: $t_{RCD(\text{max})}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(\text{max})}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(\text{max})}$, access time is controlled exclusively by t_{CAC} or t_{AA} .17: $t_{RAD(\text{max})}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(\text{max})}$ and $t_{ASC} \leq t_{ASC(\text{max})}$, access time is controlled exclusively by t_{AA} .18: $t_{ASC(\text{max})}$ is specified as a reference point only. If $t_{RCD} \geq t_{RCD(\text{max})}$ and $t_{ASC} \geq t_{ASC(\text{max})}$, access time is controlled exclusively by t_{CAC} .19: Either t_{DZC} or t_{DZO} must be satisfied.20: Either t_{RDD} or t_{CDD} or t_{ODD} must be satisfied.21: t_r is measured between $V_{IH(\text{min})}$ and $V_{IL(\text{max})}$.

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		MH4M325D -5		MH4M325D -6		MH4M325D -7		
		Min	Max	Min	Max	Min	Max	
tRC	Read cycle time	90		110		130		ns
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns
tCSH	CAS hold time after RAS low	40		48		55		ns
tRSH	RAS hold time after CAS low	13		15		20		ns
tRCS	Read Setup time before CAS low	0		0		0		ns
tRCH	Read hold time after CAS high (Note 22)	0		0		0		ns
tRRH	Read hold time after RAS high (Note 22)	0		0		0		ns
tRAL	Column address to RAS hold time	25		30		35		ns
tCAL	Column address to CAS hold time	15		18		20		ns

Note 22: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM

Write Cycle (Early Write)

Symbol	Parameter	Limits						Unit
		MH4M325D -5		MH4M325D -6		MH4M325D -7		
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	90		110		130		ns
t _{RAS}	RAS low pulse width	50	10000	60	10000	70	10000	ns
t _{CAS}	CAS low pulse width	8	10000	10	10000	13	10000	ns
t _{CSH}	CAS hold time after RAS low	40		48		55		ns
t _{RSH}	RAS hold time after CAS low	13		15		20		ns
t _{WCS}	Write setup time before CAS low	0		0		0		ns
t _{WCH}	Write hold time after CAS low	8		10		13		ns
t _{CWL}	CAS hold time after W low	8		10		13		ns
t _{RWL}	RAS hold time after W low	8		10		13		ns
t _{WP}	Write pulse width	8		10		13		ns
t _{DS}	Data setup time before CAS low or W low	0		0		0		ns
t _{DH}	Data hold time after CAS low or W low	8		10		13		ns

Hyper page Mode Cycle (Read, Early Write, Read-Write, Read Write Mix Cycle, HI-Z control by W) (Note 25)

Symbol	Parameter	Limits						Unit
		MH4M325D -5		MH4M325D -6		MH4M325D -7		
		Min	Max	Min	Max	Min	Max	
t _{HPC}	Hyper page mode read/write cycle time	20		25		30		ns
t _{HPRWC}	Hyper Page Mode read write / read modify write cycle time	57		66		79		ns
t _{RAS}	RAS low pulse width for read write cycle (Note24)	65	100000	77	100000	92	100000	ns
t _{CP}	CAS high pulse width (Note25)	8	13	10	16	13	16	ns
t _{CPRH}	RAS hold time after CAS precharge	28		33		38		ns
t _{CPWD}	Delay time, CAS precharge to W low	43		50		60		ns
t _{CHOL}	Hold time to maintain the data HI-Z until CAS access	7		7		7		ns
t _{WPE}	W Pulse Width (HI-Z control)	7		7		7		ns
t _{HCWD}	Delay time, CAS low to W low after read	28		32		42		ns
t _{HAWD}	Delay time, Address to W low after read	40		47		57		ns
t _{HPWD}	Delay time, CAS precharge to W low after read	43		50		60		ns

Note 23: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

24: t_{RAS(min)} is specified as two cycles of CAS input are performed.

25: t_{CP(max)} is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 27)


Symbol	Parameter	Limits						Unit
		MH4M325D -5		MH4M325D -6		MH4M325D -7		
		Min	Max	Min	Max	Min	Max	
t _{CSR}	CAS setup time before RAS low	5		5		5		ns
t _{CHR}	CAS hold time after RAS low	10		10		15		ns

Note 26: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.


MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM

Timing Diagrams (Note 29) Read Cycle



Note 29



Indicates the don't care input.


$V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$ or $V_{IL}(\min) \leq V_{IN} \leq V_{IL}(\max)$

Indicates the invalid output.

MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM


Early Write Cycle



MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM


Hyper Page Mode Read Cycle



MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM


Hyper Page Mode Early Write Cycle



MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM


RAS-only Refresh Cycle



MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle



MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM

Hidden Refresh Cycle (Read) (Note 28)



Note 28: Early write is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle shown above.

MH4M325DXJ/DNXJ-5,-6,-7

HYPER PAGE MODE 134217728-BIT (4194304-WORD BY 32-BIT) DYNAMIC RAM

72pin DRAM Module Outline

