

# HS-C<sup>2</sup>MOS™ INTEGRATED CIRCUITS

041938

M54HC73  
M74HC73

## PRELIMINARY DATA


### DUAL J-K FLIP FLOP WITH CLEAR

#### DESCRIPTION


The M54/74HC73 is a high speed CMOS DUAL J-K FLIP FLOP WITH CLEAR fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. In accordance with the logic level applied to J and K inputs, this device changes state on the negative going transition of clock input pulse (CK). The clear function is accomplished independently of the clock condition when the clear input (CLR) is taken low. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

#### FEATURES

- High Speed  
 $f_{MAX} = 70 \text{ MHz (Typ.) at } V_{CC} = 5V$
- Low Power Dissipation  
 $I_{CC} = 2 \mu A \text{ (Max.) at } T_A = 25^\circ C$
- High Noise Immunity  
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (Min.)}$
- Output Drive Capability  
10 LSTTL Loads
- Symmetrical Output Impedance  
 $|I_{OH}| = I_{OL} = 4 \text{ mA (Min.)}$
- Balanced Propagation Delays  
 $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range  
 $V_{CC} \text{ (opr)} = 2V \text{ to } 6V$
- Pin and Function compatible with 54/74LS73



#### PIN CONNECTIONS (top view)



Dual in line

#### TRUTH TABLE

INPUTS			OUTPUTS		FUNCTION
CLR	J	K	Q	Q̄	
L	X	X	L	H	CLEAR
H	L	L	Q <sub>n</sub>	Q̄ <sub>n</sub>	NO CHANGE
H	L	H	L	H	—
H	H	L	H	L	—
H	H	H	Q̄ <sub>n</sub>	Q <sub>n</sub>	TOGGLE
H	X	X	Q <sub>n</sub>	Q̄ <sub>n</sub>	NO CHANGE


X: Don't care

FOR CHIP CARRIER INFORMATION  
CONTACT SGS

# M54HC73

# M74HC73

## LOGIC DIAGRAM (1/2 of device show)



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to 7	V
$V_I$	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
$V_O$	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	$\pm 20$	mA
$I_{OK}$	DC Output Diode Current	$\pm 20$	mA
$I_O$	DC Output Source Sink Current Per Output Pin	$\pm 25$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current	$\pm 50$	mA
$P_D$	Power Dissipation	500 (*)	mW
$T_{stg}$	Storage Temperature	-65 to 150	$^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW:  $\equiv$  65 $^{\circ}C$  derate to 300 mW by 10 mW/ $^{\circ}C$ : 65 $^{\circ}C$  to 85 $^{\circ}C$ .

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit
$V_{CC}$	Supply Voltage	2 to 6	V
$V_I$	Input Voltage	0 to $V_{CC}$	V
$V_O$	Output Voltage	0 to $V_{CC}$	V
$T_A$	Operating Temperature 74HC Series 54HC Series	-40 to 85 -55 to 125	$^{\circ}C$
$t_r, t_f$	Input Rise and Fall Time	$V_{CC} \begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns

**DC SPECIFICATIONS**

Symbol	Parameter	V <sub>CC</sub>	Test Condition		T <sub>A</sub> = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
					Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input Voltage	2.0 4.5 6.0			1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V <sub>IL</sub>	Low Level Input Voltage	2.0 4.5 6.0			— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V <sub>OH</sub>	High Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>I</sub>	I <sub>O</sub>	1.9	2.0	—	1.9	—	1.9	—	V
					4.4	4.5	—	4.4	—	4.4	—	
			V <sub>IH</sub> or V <sub>IL</sub>	—4.0 mA	4.18	4.31	—	4.13	—	4.10	—	
				—5.2 mA	5.68	5.8	—	5.63	—	5.60	—	
V <sub>OL</sub>	Low Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	20 μA	—	0	0.1	—	0.1	—	0.1	V
					—	0	0.1	—	0.1	—	0.1	
			V <sub>IH</sub> or V <sub>IL</sub>	4.0 mA	—	0.17	0.26	—	0.33	—	0.40	
				5.2 mA	—	0.18	0.26	—	0.33	—	0.40	
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		—	—	±0.1	—	±1	—	±1	μA
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		—	—	2	—	20	—	40	μA

**AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, C<sub>L</sub> = 15pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)**

Symbol	Parameter	54HC and 74HC			Unit
		MIN.	TYP.	MAX.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time		4	8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CK - Q, Q)		17	27	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CLR - Q, Q)		21	33	ns
f <sub>MAX</sub>	Maximum Clock Frequency	35	71		MHz
t <sub>w(L)</sub> t <sub>w(H)</sub>	Minimum Pulse Width (CK)		8	15	ns
t <sub>w(L)</sub>	Minimum Pulse Width (CLR)		8	15	ns
t <sub>s</sub>	Minimum Set-up Time		10	20	ns
t <sub>h</sub>	Minimum Hold Time		—	0	ns
t <sub>REM</sub>	Minimum Removal Time (CLR)		1	10	ns

# M54HC73

# M74HC73

## AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub> = 50pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time	2.0		—	30	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CK - Q, $\bar{Q}$ )	2.0		—	75	160	—	195			ns
		4.5		—	20	32	—	39			
		6.0		—	17	28	—	34			
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CLR - Q, $\bar{Q}$ )	2.0		—	95	195	—	235			ns
		4.5		—	25	39	—	47			
		6.0		—	22	34	—	40			
f <sub>MAX</sub>	Maximum Clock Frequency	2.0		6	15	—	5	—			ns
		4.5		30	65	—	25	—			
		6.0		35	80	—	29	—			
t <sub>W(L)</sub> t <sub>W(H)</sub>	Minimum Pulse Width (CK)	2.0		—	30	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
t <sub>W(L)</sub>	Minimum Pulse Width (CLR)	2.0		—	30	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
t <sub>s</sub>	Minimum Set-up Time	2.0		—	45	100	—	120			ns
		4.5		—	10	20	—	24			
		6.0		—	9	17	—	21			
t <sub>h</sub>	Minimum Hold Time	2.0		—	—	0	—	0			ns
		4.5		—	—	0	—	0			
		6.0		—	—	0	—	0			
t <sub>REM</sub>	Minimum Removal Time (CLR)	2.0		—	5	50	—	60			ns
		4.5		—	1	10	—	12			
		6.0		—	1	9	—	11			
C <sub>IN</sub>	Input Capacitance			—	5	10	—	10			pF
C <sub>PD</sub> (*)	Power Dissipation Capacitance			—	42	—	—	—			pF

Note (\*) C<sub>PD</sub> is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \text{ (per FF)}$$