


**Features**

- **Third Generation Programmable Logic Structure**  
Easily Achieves Gate Utilization Factors of 80 Percent
- **Increased Logic Flexibility**  
86 Inputs and 72 Sum Terms
- **Flexible Output Macrocell**  
48 Flip-Flops - 2 per Macrocell  
3 Sum Terms - Can Be OR'ed and Shared
- **High Speed**
- **Low Power - Less than 0.5 mA Typical (ATV2500L)**
- **Multiple Feedback Paths Provide for Buried State Machines and I/O Bus Compatibility**
- **Asynchronous Clocks and Resets**  
Multiple Synchronous Presets - One per Four or Eight Flip-Flops
- **Proven and Reliable High Speed CMOS EPROM Process**  
2000 V ESD Protection  
200 mA Latchup Immunity
- **Reprogrammable - Tested 100% for Programmability**
- **40-pin Dual-In-line and 44-Lead Surface Mount Packages**

**Block Diagram**



**Description**

The ATV2500H/L is the most powerful programmable logic device available in a 40 pin package. Increased Product terms, Sum Terms, and Flip-Flops translate into many more usable gates. High gate utilization is easily obtainable.

The ATV2500H/L is organized around a global bus. All pin and feedback terms are always available to every Logic Cell. Each of the 38 logic pins and their complements are array inputs, as well as the true and false outputs of each of the 48 Flip-Flops.

There are 416 Product Terms available. Four Product Terms are input to each Sum Term. The three Sum terms per Logic Cell can be combined to provide up to 12 Product Terms, Combinatorial and Registered. Independent of output configuration, the two Flip-Flops are always usable, and always have at least four Product Term inputs.



Product terms are available providing Asynchronous Resets, Flip-Flop clocks, and Output Enables. One reset and one clock term are provided per Flip-Flop, with one Enable term per output. Eight product terms provide local Synchronous Presets, divided up into banks of four and eight Flip-Flops. Register Preload and buried register observability simplify testing. The device has an internal power up clear function.

**High Density  
UV Erasable  
Programmable  
Logic Device**

7

**Pin Configurations**

Pin Name	Function
IN	Logic Inputs
I/O	Bidirectional Buffers
I/O,0,2,4..	"Even" I/O Buffers
I/O,1,3,5..	"Odd" I/O Buffers
*	No Internal Connection
VCC	+5 V Supply




\* = No Connect





# Functional Logic Diagram ATV2500H/L



## Functional Logic Diagram Description

The ATV2500H/L Functional Logic Diagram describes the interconnections between the input, feedback pins and Logic Cells. All interconnections are routed through the Global Bus.

The ATV2500H/L is a straightforward and uniform EPLD. The 24 Macrocells are numbered 0 through 23. Each Macrocell contains 17 AND gates. All AND gates have 172 inputs. The five lower product terms provide AR1, CK1, CK2, AR2, and OE. These are: one asynchronous reset and clock per Flip-Flop, and an Output Enable. The top 12 product terms are grouped into three sum terms, which are used as shown in the Macrocell diagrams.

Eight Synchronous Preset terms are distributed in a 2/4 pattern. The first four Macrocells share Preset 0, the next two share Preset 1, and so on, ending with the last two Macrocells sharing Preset 7.

The 14 dedicated inputs and their complements use the numbered positions in the global bus as shown. Each Macrocell provides six inputs to the global bus: (left to right) Flip-Flop Q2 true and false, Flip-Flop Q1 true and false, and the pin true and false. The positions occupied by these signals in the Global Bus are the six numbers in the bus diagram next to each Macrocell.

## Absolute Maximum Ratings\*

Temperature Under Bias .....	-55°C to +125°C
Storage Temperature .....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground .....	-2.0 V to +7.0 V <sup>(1)</sup>
Voltage on Input Pins with Respect to Ground During Programming .....	-2.0 V to +14.0 V <sup>(1)</sup>
Programming Voltage with Respect to Ground .....	-2.0 V to +14.0 V <sup>(1)</sup>
Integrated UV Erase Dose .....	7258 W-sec/cm <sup>2</sup>



\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC}+0.75$  V dc which may overshoot to +7.0 V for pulses of less than 20 ns.


7

## Operating Modes


Mode	40-Pin DIP	21	2	38	23	20	$V_{CC}(10)$	Odd	Even
	44-Pin JLCC	23	2	42	25	22	$V_{CC}(11,12)$	I/Os	I/Os
"EPLD"		X <sup>(1)</sup>	X	X	X	X	5 V	I/O	I/O
Program		$V_{PP}$	X	X	X	$V_H$ <sup>(2)</sup>	6 V	DIN	N.C.
PGM Verify		$V_{PP}$	X	X	X	$V_{IL}$	6 V	DOUT	$V_{OH}$
PGM Inhibit		$V_{PP}$	X	X	X	$V_{IH}$	6 V	High Z	High Z
Preload Q1			X	$V_H$	$V_{IL}/V_{IH}$	$V_{IL}$	5 V	DIN(Even/Odd)	$V_{IH}$
Preload Q2			X	$V_H$	$V_{IL}/V_{IH}$	$V_{IH}$	5 V	DIN(Even/Odd)	$V_{IH}$
Observe Q2		X	$V_H$	X	X	X	5 V	DOUT	DOUT

- Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .  
 2.  $V_H$  = 11.0 V to 14.0 V

## Output Logic, Registered <sup>(1)</sup>



## Output Logic, Combinatorial <sup>(1)</sup>



Note: 1. These diagrams shows equivalent logic functions, not necessarily the actual circuit implementation.

			Terms In		Output Configuration
S2	S1	S0	D1	D2	
0	0	0	8	4	Registered (Q1)
0	1	0	12	4 <sup>(1)</sup>	Registered (Q1)

Note: 1. These 4 terms are shared with D1.

S3	Output Configuration
0	Active Low
1	Active High

			Terms In		Output Configuration
S2	S1	S0	D1	D2	
1	0	0	4 <sup>(1)</sup>	4	Combinatorial (8 Terms)
1	0	1	4	4	Combinatorial (4 Terms)
1	1	0	4 <sup>(1)</sup>	4 <sup>(1)</sup>	Combinatorial (12 Terms)

Note: 1. These 4 terms are shared with D1.

S3	Output Configuration
0	Active Low
1	Active High

## D.C. and A.C. Operating Conditions

		ATV2500H-25	ATV2500H/L-30	ATV2500H/L-35	ATV2500L-40	ATV2500L-45
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V <sub>CC</sub> Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

## D.C. Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Units	
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = -0.1 V to V <sub>CC</sub> +1 V			10	μA	
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = -0.1 V to V <sub>CC</sub> +0.1 V			10	μA	
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = GND or V <sub>CC</sub> Outputs Open	ATV2500L	Com.	1.0	5	mA
				Ind.,Mil.	1.0	10	mA
			ATV2500H	Com.	80	160	mA
				Ind.,Mil.	80	180	mA
I <sub>CC2</sub>	Clocked Power Supply Current (ATV2500L)	f = 1MHz, V <sub>CC</sub> = MAX Outputs Open	Com.	10	15	mA	
			Ind.,Mil.	10	20	mA	
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5 V			-90	mA	
V <sub>IL</sub>	Input Low Voltage		-0.6		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> +0.75	V	
V <sub>OL</sub>	Output Low Voltage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = 8 mA Com,Ind; 6 mA Mil.			0.5	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA			V <sub>CC</sub> -0.3	V	
		I <sub>OH</sub> = -4.0 mA			2.4	V	


Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec. This parameter is only sampled and is not 100% tested. See Absolute Maximum Ratings.

## Pin Capacitance (f = 1 MHz, T = 25°C) <sup>(1)</sup>

	Typ	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	V <sub>IN</sub> = 0 V
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0 V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## A.C. Waveforms <sup>(1)</sup>



Note: 1. Timing measurement reference is 1.5 V. Input AC driving levels are 0.0 V and 3.0 V, unless otherwise specified.

## A.C. Characteristics for the ATV2500L

Symbol	Parameter	ATV2500L-30		ATV2500L-35		ATV2500L-40		ATV2500L-45		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PD</sub>	Input or Feedback to Non-Registered Output		30		35		40		45	ns
t <sub>EA</sub>	Input to Output Enable		30		35		40		45	ns
t <sub>ER</sub>	Input to Output Disable		30		35		40		45	ns
t <sub>CO</sub>	Clock to Output	5	30	5	35	5	40	5	45	ns
t <sub>CF</sub>	Clock to Feedback	10	20	15	20	15	22	15	25	ns
t <sub>SI1</sub>	Input Setup Time, Output Register	20		22		25		30		ns
t <sub>SI2</sub>	Input Setup Time, Buried Register <sup>(1)</sup>	5		5		5		5		ns
t <sub>SF</sub>	Feedback Setup Time	10		15		18		20		ns
t <sub>H1</sub>	Hold Time, Output Register	10		15		15		15		ns
t <sub>H2</sub>	Hold Time, Buried Register <sup>(1)</sup>	5		5		5		5		ns
t <sub>W</sub>	Clock Width	12		15		17		20		ns
t <sub>P</sub>	Clock Period	30		35		40		45		ns
f <sub>MAX</sub>	Maximum Frequency (1/t <sub>P</sub> )		33		28		25		22	MHz
t <sub>AW</sub>	Asynchronous Reset Width	18		20		22		25		ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time	18		20		22		25		ns
t <sub>AP</sub>	Asynchronous Reset to Registered Output Reset		30		35		40		45	ns

Note: 1. Buried registers include all 24 Q2 registers and any of the 24 Q1 registers in macrocells configured as combinatorial.


## A.C. Characteristics for the ATV2500H

Symbol	Parameter	ATV2500H-25		ATV2500H-30		ATV2500H-35		Units
		Min	Max	Min	Max	Min	Max	
t <sub>PD</sub>	Input or Feedback to Non-Registered Output		25		30		35	ns
t <sub>EA</sub>	Input to Output Enable		25		30		35	ns
t <sub>ER</sub>	Input to Output Disable		25		30		35	ns
t <sub>CO</sub>	Clock to Output	10	25	12	30	15	35	ns
t <sub>CF</sub>	Clock to Feedback	10	18	12	20	15	20	ns
t <sub>SI1</sub>	Input Setup Time, Output Register	10		12		15		ns
t <sub>SI2</sub>	Input Setup Time, Buried Register <sup>(1)</sup>	5		5		5		ns
t <sub>SF</sub>	Feedback Setup Time	7		10		15		ns
t <sub>H1</sub>	Hold Time	5		5		5		ns
t <sub>W</sub>	Clock Width	10		12		15		ns
t <sub>P</sub>	Clock Period	25		30		35		ns
f <sub>MAX</sub>	Maximum Frequency (1/t <sub>P</sub> )		40		33		28	MHz
t <sub>AW</sub>	Asynchronous Reset Width	15		18		20		ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time	15		18		20		ns
t <sub>AP</sub>	Asynchronous Reset to Registered Output Reset		25		30		35	ns

7


Note: 1. Buried registers include all 24 Q2 registers and any of the 24 Q1 registers in macrocells configured as combinatorial.

### Input Test Waveforms and Measurement Levels



t<sub>R</sub>, t<sub>F</sub> < 5 ns (10% to 90%)

### Output Test Load




## Preload and Observability of Registered Outputs

The ATV2500H/L's registers are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A  $V_{IH}$  level on the Odd I/O pins will force the appropriate register high; a  $V_{IL}$  will force it low, independent of the polarity or other configuration bit settings.

The PRELOAD state is entered by placing an 11 V to 14 V signal on pin 38 on the DIP and pin 42 on the SMP. When the clock

term is pulsed high, (pin 21 on the DIP, pin 23 on the SMP) the data on the I/O pins is placed into the 12 registers chosen by the Q Select and Even/Odd Select Pins.

Register 2 Observability Mode is entered by placing an 11 V to 14 V signal on pin 2 (DIP or SMP). In this mode, the contents of the Buried Register bank will appear on the associated outputs when the OE control signals are active.




Level forced on Odd I/O pin during PRELOAD cycle.	Q Select Pin State	Even/Odd Select	Even Q1 state after cycle	Even Q2 state after cycle	Odd Q1 state after cycle	Odd Q2 state after cycle
$V_{IH}$	Low	Low	High	X	X	X
$V_{IL}$	Low	Low	Low	X	X	X
$V_{IH}$	High	Low	X	High	X	X
$V_{IL}$	High	Low	X	Low	X	X
$V_{IH}$	Low	High	X	X	High	X
$V_{IL}$	Low	High	X	X	Low	X
$V_{IH}$	High	High	X	X	X	High
$V_{IL}$	High	High	X	X	X	Low

## Power Up Reset

The registers in the ATV2500H/L are designed to reset during power up. At a point delayed slightly from  $V_{CC}$  crossing 3.8 V, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:

- 1) The  $V_{CC}$  rise must be monotonic,
- 2) After reset occurs, all input and feedback setup times must be met before driving the clock term high, and
- 3) The signals from which the clock is derived must remain stable during  $t_{PR}$ .



Parameter	Description	Min	Typ	Max	Units
$t_{PR}$	Power-Up Reset Time	600	1000		ns

## Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATV2500H/L fuse patterns. Once programmed, the outputs will read programmed during verify. The security fuse should

be programmed last, as its effect is immediate. The security fuse also inhibits Preload and Q2 observability.

## Atmel CMOS EPLDs

Atmel's Erasable Programmable Logic Devices utilize an advanced 1.25-micron CMOS EPROM technology. This technology's state of the art features are the optimum combination for EPLDs:

- CMOS technology provides high speed, low power, and high noise immunity.
- EPROM technology is the most cost effective method for producing EPLDs - surpassing bipolar fusible link technology

in low cost, while providing the necessary reprogrammability.

- EPROM reprogrammability, which is 100% tested before shipment, provides inherently better programmability and reliability than one-time fusible PLDs.
- Atmel's EPROM process has proven extremely reliable in the volume production of a full line of advanced EPROM memory products, from 64K to one-megabit devices.

## Using The ATV2500's Many Advanced Features

The ATV2500H/L's flexibility puts more usable gates in 40 pins than other EPLDs. Some of the ATV2500H/L's key features are:

- Asynchronous Clocks -

Each of the Flip-Flops in the ATV2500H/L has a dedicated product term driving the clock. The user is no longer constrained to using one clock for all the registers. Buried state machines, counters, and registers can all coexist in one device, while running on separate clocks. The ATV2500H/L clock period matches that of similar synchronous devices.

- A Total of 48 Registers -

The ATV2500H/L provides two Flip-Flops for each Output Macrocell - a total of 48. Each register has its own clock and reset product terms, as well as its own SUM term.

- Independent I/O Pin and Feedback Paths -

Each I/O pin on the ATV2500H/L has a dedicated input path. Each of the 48 registers has individual feedback terms into the

array. This feature, combined with individual product terms for each I/O's Output Enable, facilitates designs using bi-directional I/O buses.

- Three Sum Terms per Macrocell -

The ATV2500H/L Macrocell can be configured with one Sum term feeding the output, and still have two Sum terms feeding the Flip-Flops. This is the simplest method for interfacing with an I/O bus, and no Flip-Flops need be sacrificed.

- Combinable Sum Terms -

Each Output Macrocell's three SUM terms can be combined in an OR gate before the Output or the Register. This provides up to 12 product terms per Output or Flip-Flop. When the Registered Output configuration is chosen, eight terms are automatically available to D1. The four terms feeding D2 can also be shared with D1, giving it a total of 12. In the combinatorial mode, four, eight, or 12 terms can feed the output, with the middle four still driving D1 and the bottom four still driving D2.

7

## Programming Software Support

Software which is capable of transforming Boolean equations, state machine descriptions and truth tables into JEDEC files for the ATV2500H/L is currently available from the following sources:


Data I/O / Futurenet Corp.	- ABEL™ 4.0 and above
Logical Devices	- CUPL 3.0 and above
Atmel Corp.	-Atmel-ABEL-4

## Erase Characteristics


The entire memory array of an ATV2500H/L is erased after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μW/cm<sup>2</sup> intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity

ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm<sup>2</sup>. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPLD which will be subjected to continuous fluorescent indoor lighting or sunlight.


**SUPPLY CURRENT vs. INPUT FREQUENCY**




**NORMALIZED ICC vs. AMBIENT TEMP.**




**SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**OUTPUT SINK CURRENT**




**OUTPUT SINK CURRENT**




**OUTPUT SOURCE CURRENT**




**OUTPUT SOURCE CURRENT**




NORMALIZED TPD  
vs. SUPPLY VOLTAGE




NORMALIZED TPD  
vs. TEMPERATURE



NORMALIZED TCO  
vs. SUPPLY VOLTAGE




NORMALIZED TCO  
vs. TEMPERATURE



7


DELTA TPD vs. OUTPUT LOADING

TA = 25C, VCC = 5V



DELTA TCO vs. OUTPUT LOADING

TA = 25C, VCC = 5V





## Ordering Information

IPD (ns)	IC0 (ns)	f <sub>MAX</sub> (MHz)	Ordering Code	Package	Operation Range
25	25	40	ATV2500H-25DC ATV2500H-25JC ATV2500H-25KC ATV2500H-25LC ATV2500H-25PC	40DW6 44J 44KW 44LW 40P6	Commercial (0°C to 70°C)
			ATV2500H-25DI ATV2500H-25JI ATV2500H-25KI ATV2500H-25LI ATV2500H-25PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)
			ATV2500H-25DM ATV2500H-25KM ATV2500H-25LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			ATV2500H-25DM/883 ATV2500H-25KM/883 ATV2500H-25LM/883	40DW6 44KW 44LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant
30	30	33	ATV2500H-30DC ATV2500H-30JC ATV2500H-30KC ATV2500H-30LC ATV2500H-30PC	40DW6 44J 44KW 44LW 40P6	Commercial (0°C to 70°C)
			ATV2500H-30DI ATV2500H-30JI ATV2500H-30KI ATV2500H-30LI ATV2500H-30PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)
			ATV2500H-30DM ATV2500H-30KM ATV2500H-30LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			ATV2500H-30DM/883 ATV2500H-30KM/883 ATV2500H-30LM/883	40DW6 44KW 44LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant
35	35	28	ATV2500H-35DC ATV2500H-35JC ATV2500H-35KC ATV2500H-35LC ATV2500H-35PC	40DW6 44J 44KW 44LW 40P6	Commercial (0°C to 70°C)
			ATV2500H-35DI ATV2500H-35JI ATV2500H-35KI ATV2500H-35LI ATV2500H-35PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)
			ATV2500H-35DM ATV2500H-35KM ATV2500H-35LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			ATV2500H-35DM/883 ATV2500H-35KM/883 ATV2500H-35LM/883	40DW6 44KW 44LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant

## Ordering Information

tpD (ns)	tco (ns)	fMAX (MHz)	Ordering Code	Package	Operation Range
25	25	40	5962-91545 02M QX 5962-91545 02M XX 5962-91545 02M YX	40DW6 44LW 44KW	Military/833C (-55°C to 125°C) Class B, Fully Compliant
30	30	33	5962-91545 01M QX 5962-91545 01M XX 5962-91545 01M YX	40DW6 44LW 44KW	Military/833C (-55°C to 125°C) Class B, Fully Compliant

### Package Type

<b>40DW6</b>	40 Lead, 0.600" Wide Windowed, Ceramic Dual Inline Package (Cerdip)
<b>44J</b>	44 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)
<b>44KW</b>	44 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)
<b>44LW</b>	44 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)
<b>40P6</b>	40 Lead, 0.600" Wide Plastic Dual Inline Package OTP (PDIP)



## Ordering Information

tpd (ns)	tco (ns)	fMAX (MHz)	Ordering Code	Package	Operation Range
30	30	33	ATV2500L-30DC ATV2500L-30JC ATV2500L-30KC ATV2500L-30LC ATV2500L-30PC	40DW6 44J 44KW 44LW 40P6	Commercial (0°C to 70°C)
			ATV2500L-30DI ATV2500L-30JI ATV2500L-30KI ATV2500L-30LI ATV2500L-30PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)
			ATV2500L-30DM ATV2500L-30KM ATV2500L-30LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			ATV2500L-30DM/883 ATV2500L-30KM/883 ATV2500L-30LM/883	40DW6 44KW 44LW	Military (-55°C to 125°C) Class B, Fully Compliant
35	35	28	ATV2500L-35DC ATV2500L-35JC ATV2500L-35KC ATV2500L-35LC ATV2500L-35PC	40DW6 44J 44KW 44LW 40P6	Commercial (0°C to 70°C)
			ATV2500L-35DI ATV2500L-35JI ATV2500L-35KI ATV2500L-35LI ATV2500L-35PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)
			ATV2500L-35DM ATV2500L-35KM ATV2500L-35LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			ATV2500L-35DM/883 ATV2500L-35KM/883 ATV2500L-35LM/883	40DW6 44KW 44LW	Military (-55°C to 125°C) Class B, Fully Compliant
40	40	25	ATV2500L-40DC ATV2500L-40JC ATV2500L-40KC ATV2500L-40LC ATV2500L-40PC	40DW6 44J 44KW 44LW 40P6	Commercial (0°C to 70°C)
			ATV2500L-40DI ATV2500L-40JI ATV2500L-40KI ATV2500L-40LI ATV2500L-40PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)
			ATV2500L-40DM ATV2500L-40KM ATV2500L-40LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			ATV2500L-40DM/883 ATV2500L-40KM/883 ATV2500L-40LM/883	40DW6 44KW 44LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant

## Ordering Information

t <sub>PD</sub> (ns)	t <sub>CO</sub> (ns)	f <sub>MAX</sub> (MHz)	Ordering Code	Package	Operation Range
45	45	22	ATV2500L-45DI ATV2500L-45JI ATV2500L-45KI ATV2500L-45LI ATV2500L-45PI	40DW6 44J 44KW 44LW 40P6	Industrial (-40°C to 85°C)
			ATV2500L-45DM ATV2500L-45KM ATV2500L-45LM	40DW6 44KW 44LW	Military (-55°C to 125°C)
			ATV2500L-45DM/883 ATV2500L-45KM/883 ATV2500L-45LM/883	40DW6 44KW 44LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant
30	30	33	5962-91545 03M QX 5962-91545 03M XX 5962-91545 03M YX	40DW6 44LW 44KW	Military/833C (-55°C to 125°C) Class B, Fully Compliant

7

Package Type	
<b>40DW6</b>	40 Lead, 0.600" Wide Windowed, Ceramic Dual Inline Package (Cerdip)
<b>44J</b>	44 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)
<b>44KW</b>	44 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)
<b>44LW</b>	44 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)
<b>40P6</b>	40 Lead, 0.600" Wide Plastic Dual Inline Package OTP (PDIP)

