

**NEC**

# MOS INTEGRATED CIRCUIT

## $\mu$ PD4264805, 4265805

### 64 M-BIT DYNAMIC RAM

### 8 M-WORD BY 8-BIT, HYPER PAGE MODE

**Description**

The  $\mu$ PD4264805, 4265805 are 8,388,608 words by 8 bits CMOS dynamic RAMs with optional hyper page mode. Hyper page mode is a kind of page mode and is useful for the read operation. The  $\mu$ PD4264805, 4265805 are packaged in 32-pin plastic TSOP(II) and 32-pin plastic SOJ.

**Features**

- Hyper page mode
- Single +3.3 V $\pm$ 0.3V power supply
- 8,388,608 words by 8 bits organization

Part number	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)
$\mu$ PD4264805-A50, 4265805-A50	50 ns	84 ns	20 ns
$\mu$ PD4264805-A60, 4265805-A60	60 ns	104 ns	25 ns
$\mu$ PD4264805-A70, 4265805-A70	70 ns	124 ns	30 ns

- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh

Part number	Row address	Column address	Refresh	Refresh cycle
$\mu$ PD4264805	A0-A12	A0-A9	$\overline{\text{RAS}}$ only refresh, Normal Read / Write	8,192 cycles/64 ms
			$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	4,096 cycles/64 ms
$\mu$ PD4265805	A0-A11	A0-A10	$\overline{\text{RAS}}$ only refresh, Normal Read / Write	4,096 cycles/64 ms
			$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	

The information in this document is subject to change without notice.


Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD4264805G5-A50	50 ns	32-pin Plastic TSOP(III) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD4264805G5-A60	60 ns		
μPD4264805G5-A70	70 ns		
μPD4265805G5-A50	50 ns		
μPD4265805G5-A60	60 ns		
μPD4265805G5-A70	70 ns		
μPD4264805LE-A50	50 ns	32-pin Plastic SOJ (400 mil)	
μPD4264805LE-A60	60 ns		
μPD4264805LE-A70	70 ns		
μPD4265805LE-A50	50 ns		
μPD4265805LE-A60	60 ns		
μPD4265805LE-A70	70 ns		


■ 6427525 0090869 390 ■

Pin Configurations (Marking Side)

32-pin Plastic TSOP (II) (400 mil)



32-pin Plastic SOJ (400 mil)



Note A12...μPD4264805

NC ... μPD4265805

- A0 to A12 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- $\overline{RAS}$  : Row Address Strobe
- $\overline{CAS}$  : Column Address Strobe
- $\overline{WE}$  : Write Enable
- $\overline{OE}$  : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

**Input/Output Pin Functions**

The μPD4264805, 4265805 have input pins  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$ , Address<sup>Note 1</sup> and input/output pins I/O1 to I/O8.

Pin name	Input/Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh
$\overline{CAS}$ (Column address strobe)		$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to AX <sup>Note 1</sup> (Address inputs)		Address bus. Input total 23-bit of address signal, upper bits and lower bits in sequence (address multiplex method). Therefore, one word is selected from 8,388,608-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$ . Then, switch the address bus to column address and activate $\overline{CAS}$ . Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time ( $t_{ASR}$ , $t_{ASC}$ ) and hold time ( $t_{RAH}$ , $t_{CAH}$ ) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$ .
$\overline{WE}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ .
$\overline{OE}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{OE}$ . If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

**Note1.**

Part number	Address inputs	Upper bits	Lower bits
μPD4264805	A0-A12	13	10
μPD4265805	A0-A11	12	11

**Hyper Page Mode**

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next  $\overline{CAS}$  cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (=data extend function). In the fast page mode, the data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the  $\overline{CAS}$  cycle time becomes shorter.

**Hyper Page Mode**

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

**1. Data output time is extended.**

In the hyper page mode, the output data is held to the next  $\overline{\text{CAS}}$  cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the  $\overline{\text{CAS}}$  cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the  $\overline{\text{CAS}}$  cycle time becomes shorter.

**2. The  $\overline{\text{CAS}}$  cycle time in the hyper page mode is shorter than that in the fast page mode.**


In the hyper page mode, due to the data extend function, the  $\overline{\text{CAS}}$  cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose  $t_{\text{RAC}}$  is 60 ns as an example, the  $\overline{\text{CAS}}$  cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode, read (data out) and write (data in) cycles can be executed repeatedly during one  $\overline{\text{RAS}}$  cycle. The hyper page mode allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode read cycle. Specifications to be observed are described in the next page.

**Hyper Page Mode Read Cycle**



6427525 0090872 985

**Cautions when using the hyper page mode**

1.  $\overline{CAS}$  access should be used to operate  $t_{HPC}$  at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$  as follows. The effective specification depends on the state of each signal.
  - (1) Both  $\overline{RAS}$  and  $\overline{CAS}$  are inactive (at the end of read cycle)
    - $\overline{WE}$ : inactive,  $\overline{OE}$ : active
    - $t_{OFC}$  is effective when  $\overline{RAS}$  is inactivated before  $\overline{CAS}$  is inactivated.
    - $t_{OFR}$  is effective when  $\overline{CAS}$  is inactivated before  $\overline{RAS}$  is inactivated.
  - (2) Both  $\overline{RAS}$  and  $\overline{CAS}$  are active or either  $\overline{RAS}$  or  $\overline{CAS}$  is active (in read cycle)
    - $\overline{WE}$ ,  $\overline{OE}$ : inactive .....  $t_{OEZ}$  is effective.
  - (3) Both  $\overline{RAS}$  and  $\overline{CAS}$  are inactive or  $\overline{RAS}$  is active and  $\overline{CAS}$  is inactive (at the end of read cycle)
    - $\overline{WE}$ ,  $\overline{OE}$ : active and either  $t_{RRH}$  or  $t_{RCH}$  must be met .....  $t_{WEZ}$  and  $t_{WEZ}$  are effective.
3. In read cycle, the effective specification depends on the state of  $\overline{CAS}$  signal when controlling data output with the  $\overline{OE}$  signal.
  - (1)  $\overline{CAS}$ : inactive,  $\overline{OE}$ : active .....  $t_{CHO}$  is effective.
  - (2)  $\overline{CAS}$ ,  $\overline{OE}$ : active .....  $t_{OCH}$  is effective.

**Electrical Specifications**

- All voltages are referenced to GND.
- After power up, wait more than 100 μs( $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  inactive) and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	$V_T$		-0.5 to +4.6	V
Supply Voltage	$V_{CC}$		-0.5 to +4.6	V
Output Current	$I_O$		20	mA
Power Dissipation	$P_D$		1	W
Operating Ambient Temperature	$T_A$		0 to +70	°C
Storage Temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	$V_{CC}$		3.0	3.3	3.6	V
High Level Input Voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low Level Input Voltage	$V_{IL}$		-0.3		+0.8	V
Operating Ambient Temperature	$T_A$		0		70	°C

**Capacitance ( $T_A = 25\text{ }^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	$C_{I1}$	Address			5	pF
	$C_{I2}$	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$			7	pF
Data Input/Output Capacitance	$C_{I/O}$	I/O			7	pF

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**  
**[μPD4264805]**

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	RAS, CAS Cycling		105	mA	1,2,3
		trc = trc(MIN.)	trac = 50 ns	95		
		Io = 0 mA	trac = 60 ns	85		
Standby current	I <sub>CC2</sub>	RAS, CAS ≥ V <sub>IH</sub> (MIN.)	Io = 0 mA	1.0	mA	
		RAS, CAS ≥ V <sub>CC</sub> - 0.2 V	Io = 0 mA	0.5		
RAS only refresh current	I <sub>CC3</sub>	RAS Cycling		105	mA	1,2,3,4
		CAS ≥ V <sub>IH</sub> (MIN.)	trac = 50 ns	95		
		trc = trc(MIN.) Io = 0 mA	trac = 60 ns	85		
Operating current (Hyper page mode)	I <sub>CC4</sub>	RAS ≤ V <sub>IL</sub> (MAX.)		105	mA	1,2,5
		CAS Cycling	trac = 50 ns	95		
		tHPC = tHPC(MIN.) Io = 0 mA	trac = 60 ns	85		
CAS before RAS refresh current	I <sub>CC5</sub>	RAS Cycling		135	mA	1,2
		trc = trc(MIN.)	trac = 50 ns	115		
		Io = 0 mA	trac = 60 ns	105		
Input leakage current	I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 3.6 V all other pins not under test = 0 V	-5	+5	μA	
Output leakage current	I <sub>O(L)</sub>	V <sub>O</sub> = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage	V <sub>OH</sub>	Io = -2.0 mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	Io = +2.0 mA		0.4	V	

6427525 0090875 694

[μPD4265805]


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $\text{trc} = \text{trc}(\text{MIN.})$ $I_o = 0 \text{ mA}$	trac = 50 ns	135	mA	1,2,3
			trac = 60 ns	115		
			trac = 70 ns	105		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$ $I_o = 0 \text{ mA}$		1.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		0.5		
RAS only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$ $\text{trc} = \text{trc}(\text{MIN.})$ $I_o = 0 \text{ mA}$	trac = 50 ns	135	mA	1,2,3,4
			trac = 60 ns	115		
			trac = 70 ns	105		
Operating current (Hyper page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{IL}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling $\text{thpc} = \text{thpc}(\text{MIN.})$ $I_o = 0 \text{ mA}$	trac = 50 ns	105	mA	1,2,5
			trac = 60 ns	95		
			trac = 70 ns	85		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $\text{trc} = \text{trc}(\text{MIN.})$ $I_o = 0 \text{ mA}$	trac = 50 ns	135	mA	1,2
			trac = 60 ns	115		
			trac = 70 ns	105		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 3.6 \text{ V}$ all other pins not under test = 0 V	-5	+5	μA	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -2.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.0 \text{ mA}$		0.4	V	

- Notes**
- I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rates (trc and thpc).
  - Specified values are obtained with outputs unloaded.
  - I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL}(\text{MAX.})$  and  $\overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$ .
  - I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  - I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page cycle.


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

**Common to Read, Write, Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>RC</sub>	84	—	104	—	124	—	ns	
RAS Precharge Time	t <sub>RP</sub>	30	—	40	—	50	—	ns	
CAS Precharge Time	t <sub>CPN</sub>	7	—	10	—	10	—	ns	
RAS Pulse Width	t <sub>RAS</sub>	50	10 000	60	10 000	70	10 000	ns	
CAS Pulse Width	t <sub>CAS</sub>	7	10 000	10	10 000	12	10 000	ns	
RAS Hold Time	t <sub>RSH</sub>	10	—	10	—	12	—	ns	
CAS Hold Time	t <sub>CSH</sub>	38	—	40	—	50	—	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	11	37	14	45	14	52	ns	1
RAS to Column Address Delay Time	t <sub>RAD</sub>	9	25	12	30	12	35	ns	1
CAS to RAS Precharge Time	t <sub>CRP</sub>	5	—	5	—	5	—	ns	2
Row Address Setup Time	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	7	—	10	—	10	—	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	—	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	7	—	10	—	12	—	ns	
OE Lead Time Referenced to RAS	t <sub>OES</sub>	0	—	0	—	0	—	ns	
CAS to Data Setup Time	t <sub>CLZ</sub>	0	—	0	—	0	—	ns	
OE to Data Setup Time	t <sub>OLZ</sub>	0	—	0	—	0	—	ns	
OE to Data Delay Time	t <sub>OED</sub>	10	—	13	—	15	—	ns	
Transition Time (Rise and Fall)	t <sub>t</sub>	1	50	1	50	1	50	ns	
Refresh Time	t <sub>REF</sub>	—	64	—	64	—	64	ms	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{RAC(MAX.)}$	$t_{RAC(MAX.)}$
$t_{RAD} > t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{AA(MAX.)}$	$t_{RAD} + t_{AA(MAX.)}$
$t_{RCD} > t_{RCD(MAX.)}$	$t_{CAC(MAX.)}$	$t_{RCD} + t_{CAC(MAX.)}$

$t_{RAD(MAX.)}$  and  $t_{RCD(MAX.)}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(MAX.)}$  and  $t_{RCD} \geq t_{RCD(MAX.)}$  will not cause any operation problems.

2.  $t_{CRP(MIN.)}$  requirement is applied to RAS, CAS cycles.

Read Cycle

Parameter	Symbol	tRAC = 50 ns		tRAC = 60 ns		tRAC = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from RAS	tRAC	—	50	—	60	—	70	ns	1
Access Time from CAS	tCAC	—	13	—	15	—	18	ns	1
Access Time from Column Address	tAA	—	25	—	30	—	35	ns	1
Access Time from OE	tOEA	—	13	—	15	—	18	ns	
Column Address Lead Time Referenced to RAS	tRAL	25	—	30	—	35	—	ns	
Read Command Setup Time	tRCS	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to RAS	tRRH	0	—	0	—	0	—	ns	2
Read Command Hold Time Referenced to CAS	tRCH	0	—	0	—	0	—	ns	2
Output Buffer Turn-off Delay Time from OE	tOEZ	0	10	0	13	0	15	ns	3
CAS Hold Time to OE	tCHO	5	—	5	—	5	—	ns	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{RAC(MAX.)}$	$t_{RAC(MAX.)}$
$t_{RAD} > t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{AA(MAX.)}$	$t_{RAD} + t_{AA(MAX.)}$
$t_{RCD} > t_{RCD(MAX.)}$	$t_{CAC(MAX.)}$	$t_{RCD} + t_{CAC(MAX.)}$

$t_{RAD(MAX.)}$  and  $t_{RCD(MAX.)}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(MAX.)}$  and  $t_{RCD} \geq t_{RCD(MAX.)}$  will not cause any operation problems.

2. Either  $t_{RCH(MIN.)}$  or  $t_{RRH(MIN.)}$  should be met in read cycles.

3.  $t_{OEZ(MAX.)}$  defines the time when the output achieves the condition of Hi-Z and is not referenced to  $V_{OH}$  or  $V_{OL}$ .

**Write Cycle**

Parameter	Symbol	t <sub>TRAC</sub> = 50 ns		t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	twch	7	—	10	—	10	—	ns	1
$\overline{WE}$ Pulse Width	twp	7	—	10	—	10	—	ns	1
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	trwl	10	—	10	—	12	—	ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	tcwl	7	—	10	—	12	—	ns	
$\overline{WE}$ Setup Time	twcs	0	—	0	—	0	—	ns	2
$\overline{OE}$ Hold Time	toeh	0	—	0	—	0	—	ns	
Data-in Setup Time	t <sub>DS</sub>	0	—	0	—	0	—	ns	3
Data-in Hold Time	t <sub>DH</sub>	7	—	10	—	10	—	ns	3

- Notes**
1.  $t_{WP(MIN)}$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{WCH(MIN)}$  should be met.
  2. If  $t_{WCS} \geq t_{WCS(MIN)}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3.  $t_{DS(MIN)}$  and  $t_{DH(MIN)}$  are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{WE}$  falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>TRAC</sub> = 50 ns		t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	107	—	133	—	157	—	ns	
$\overline{RAS}$ to $\overline{WE}$ Delay Time	trwd	64	—	77	—	89	—	ns	1
$\overline{CAS}$ to $\overline{WE}$ Delay Time	tcwd	27	—	32	—	37	—	ns	1
Column Address to $\overline{WE}$ Delay Time	tawd	39	—	47	—	54	—	ns	1

- Note 1.** If  $t_{WCS} \geq t_{WCS(MIN)}$  the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWD} \geq t_{RWD(MIN)}$ ,  $t_{CWD} \geq t_{CWD(MIN)}$ ,  $t_{AWD} \geq t_{AWD(MIN)}$ , and  $t_{CPWD} \geq t_{CPWD(MIN)}$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode


Parameter	Symbol	t <sub>TRAC</sub> = 50 ns		t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	20	—	25	—	30	—	ns	1
$\overline{\text{RAS}}$ Pulse Width	t <sub>RASP</sub>	50	125 000	60	125 000	70	125 000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>HCAS</sub>	7	10 000	10	10 000	12	10 000	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	7	—	10	—	10	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	—	30	—	35	—	40	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	41	—	52	—	59	—	ns	2
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	30	—	35	—	40	—	ns	
Read Modify Write Cycle Time	t <sub>HPRWC</sub>	52	—	66	—	75	—	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	—	5	—	5	—	ns	
$\overline{\text{OE}}$ to CAS Hold Time	t <sub>OCH</sub>	5	—	5	—	5	—	ns	
$\overline{\text{OE}}$ Precharge Time	t <sub>OEP</sub>	5	—	5	—	5	—	ns	
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t <sub>WEZ</sub>	0	10	0	13	0	15	ns	3,4
$\overline{\text{WE}}$ Pulse Width	t <sub>WPZ</sub>	7	—	10	—	10	—	ns	4
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t <sub>OFR</sub>	0	10	0	13	0	15	ns	3,4
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t <sub>OFC</sub>	0	10	0	13	0	15	ns	3,4

- Notes**
- t<sub>HPC(MIN.)</sub> is applied to access time from  $\overline{\text{CAS}}$
  - If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWd</sub> ≥ t<sub>RWd(MIN.)</sub>, t<sub>CPWD</sub> ≥ t<sub>CPWD(MIN.)</sub>, t<sub>AWD</sub> ≥ t<sub>AWD(MIN.)</sub>, and t<sub>CPWD</sub> ≥ t<sub>CPWD(MIN.)</sub>, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
  - t<sub>OFC(MAX.)</sub>, t<sub>OFR(MAX.)</sub> and t<sub>WEZ(MAX.)</sub> define the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
  - To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on state of each signal.
    - $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  : Inactive (at the end of read cycle)  
 $\overline{\text{WE}}$  : inactive,  $\overline{\text{OE}}$  : active  
 t<sub>OFC</sub> is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.  
 t<sub>OFR</sub> is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)  
 $\overline{\text{WE}}$  : inactive,  $\overline{\text{OE}}$  : inactive ... t<sub>WEZ</sub> is effective.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : active and either t<sub>RRH</sub> or t<sub>TRCH</sub> must be met... t<sub>WEZ</sub>, t<sub>WPZ</sub> are effective.


Refresh Cycle

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t <sub>CSR</sub>	5	—	5	—	5	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t <sub>CHR</sub>	10	—	10	—	10	—	ns	
RAS Precharge CAS Hold Time	t <sub>RPC</sub>	5	—	5	—	5	—	ns	
WE Setup Time	t <sub>WSR</sub>	10	—	10	—	10	—	ns	
WE Hold Time (Hidden Refresh Cycle)	t <sub>WHR</sub>	15	—	15	—	15	—	ns	

Read Cycle




Early Write Cycle




Remark  $\overline{OE}$ : Don't care

Late Write Cycle



Read Modify Write Cycle

















Hyper Page Mode Read and Write Cycle




**Remark** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

**CAS Before RAS Refresh Cycle**



**Remark** Address,  $\overline{\text{OE}}$ : Don't care I/O: Hi-Z


**RAS Only Refresh Cycle**



**Remark**  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : Don't care I/O: Hi-Z




**Hidden Refresh Cycle (Write)**





**Remark**  $\overline{\text{OE}}$ : Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.21 mm (0.009 in), of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 <sup>+0.08</sup> <sub>-0.07</sub>	0.017±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.145 <sup>+0.025</sup> <sub>-0.015</sub>	0.006±0.001
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004
P	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>

S32G5-50-7J02

32 PIN PLASTIC SOJ (400 mil)



**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

ITEM	MILLIMETERS	INCHES
B	21.06±0.2	0.829±0.008
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.005±0.1	0.040 <sup>+0.004</sup> <sub>-0.005</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>