

# HA13559FP

---

## Voice Coil Motor Driver IC

### Description


The HA13559FP IC that was developed for use as a voice coil motor driver in 12 V HDD applications. It provides the following functions and features.

### Features

- Low saturation voltage
- Low crossover distortion
- Less external components


### Function

- 1.5 A BTL output amplifier (Dual gain)
- Auto-retraction circuit
- Two independent operational amplifiers
- 5 V reference voltage
- Thermal protection circuit OTSD
- Two under-voltage protection circuits LVI

**Pin Arrangement**

(Top View)

## Block Diagram



---


# HA13559FP


---

## Pin Assignment

Pin No.	Symbol	Function
1	Powgood	Abnormal state monitor. Low: Normal state, High impedance: Abnormal state. Open collector output
2	Vctl	Power amplifier (+) input. PA1 output reference.
3	OP1	Operational amplifier that operates when $V_{CC} > 10$ V independent of the $\overline{CE}$ pin. Can be used for input filter.
4	OP1 (-)	OP1 (-) input     Must be shorted to ground when unused.
5	OP1 (+)	OP1 (+) input
6	Vref	Power amplifier (-) input. PA1 output reference.
8	OSC	Used with the booster (charge pump) and as an oscillator frequency adjustment.
9	$\overline{CE}$	Chip enable. Low: Enable, High: Disable
10	Higain	Power amplifier gain switch. Low: Low gain, High: High gain
11	Booster 1	Booster (charge pump) pulse input
12	Booster 2	Booster (charge pump) pulse output
13	Boostout	Booster output. Power amplifier pre-driver power supply
14	$V_{CC}$	Power supply
15	Sense	Power amplifier current sense
16	PA2	PA2 output
17	OP2	Operational amplifier that operates when $V_{CC} > 10$ V independent of the $\overline{CE}$ pin. Can be used as a sensor amplifier.
18	OP2 (-)	OP2 (-) input     Must be shorted to ground when unused.
19	OP2 (+)	OP2 (+) input
20	Vref5	5 V Reference voltage. Use power amplifier reference voltage.
21	$C_T$	Powgood falling edge delay time setting
22	$V_{CCset}$	$V_{CC}$ side LVI operating voltage ( $V_{sd1}$ ) setting. Must be shorted to $V_{CC}$ if unused.
23	$V_{SSset}$	$V_{SS}$ side LVI operating voltage ( $V_{sd2}$ ) setting. Must be shorted to $V_{CC}$ or $V_{SS}$ if unused.
24	PA1	PA1 output
25	Retout	Retractor external PNP base current supply
26	Retpow	Retractor power supply. Can be used the spindle motor output.

## Application



**Timing Chart**

Notes: These waveforms are for input frequencies less than 1 kHz.

\* Current flowing from PA1 to PA2 is indicated as positive (+), and current flowing from PA2 to PA1 is indicated as negative (-).

**Truth Table 1**

Inputs				Outputs			
$V_{CC}$	$V_{SS}$	$\overline{CE}^2$	Higain <sup>*2</sup>	PA1	PA2	Retout	Powgood
$\leq V_{sd1}^*{}^1$	$\leq V_{sd2}^*{}^1$	X	X	Disable	$V_{satL}^*{}^3$	$I_{ret}^*{}^3$	$I_{ret}^*{}^3$
$\leq V_{sd1}$	$> V_{sd2}$						
$> V_{sd1}$	$\leq V_{sd2}$						
$> V_{sd1}$	$> V_{sd2}$	H	X	Disable	Disable	Z	L
		L	H	High gain <sup>*1</sup>	High gain <sup>*1</sup>	Z	L
			L	Low gain <sup>*1</sup>	Low gain <sup>*1</sup>	Z	L
$> V_{sd1}$	$> V_{sd2}$	X	$(T_j > T_{sd})$	Disable	$V_{satL}^*{}^3$	$I_{ret}^*{}^3$	Z

**Truth Table 2**

Inputs	Outputs	
$V_{CC}$	OP1,OP2	$V_{ref5}$
<7V	Disable	Disable
8 V to 12 V	Enable	Enable

- Notes:
1. See the external components table.
  2. Z = High impedance  
H = High voltage level  
L = Low voltage level  
X = Irrelevant
  3. See the electrical characteristics table.

# HA13559FP

## External Components

Part No.	Recommended Value	Purpose	Note
R101, R102	2.2 Ω	Power amplifier output stabilization	1
R103, R104	—	LVI voltage setting ( $V_{CC}$ )	2
R105, R106	—	LVI voltage setting ( $V_{SS}$ )	3
R107	—	Powgood pull-up	
R108 to R111	—	Output sense amplifier gain setting	
R112	130 Ω	Reduction for gain peaking	
$R_S$	1.0 Ω	Power amplifier output current detection	4
Rret	—	Retractor current limiter	5
Qret	—	Retractor	5
C101, C102	0.1 μF	Power amplifier output stabilization	1
C103, C104	0.1 μF, 4.7 μF	Power supply stabilization	
C106	820 pF	Booster (oscillation)	
C107, C108	0.1 μF, 2.2 μF	Booster	
C109	0.01 μF	Powgood delay setting	6
C110	0.0022 μF	Powgood filter	
C112	0.47 μF	Reduction for gain peaking	
D101	$V_F < 0.75 \text{ V}$ ( $I_F = 0.5 \text{ A}$ )	B-EMF clamp	

Notes: 1. Can be omitted depending on the used coil.

2. The LVI1 ( $V_{CC}$ ) operating voltage ( $V_{sd1}$ ) and hysteresis ( $V_{hys1}$ ) are determined by the following formulas.

$$V_{sd1} = \left( 1 + \frac{R_{103}}{R_{104}} \right) \cdot V_{ref1} (\text{V}) \quad (\text{Set } V_{sd1} \text{ to be } 9.0 \text{ V or higher.})$$

$$V_{hys1} = \left( 1 + \frac{R_{103}}{R_{104}} \right) \cdot V_{hys1} (\text{V}) \quad V_{ref1}, V_{hys1} : \text{See the electrical characteristics table.}$$

3. The LVI2 ( $V_{SS}$ ) operating voltage ( $V_{sd2}$ ) and hysteresis ( $V_{hys2}$ ) are determined by the following formulas.

$$V_{sd2} = \left( 1 + \frac{R_{105}}{R_{106}} \right) \cdot V_{ref2} (\text{V}) \quad (\text{Set } V_{sd2} \text{ to be } 3.0 \text{ V or higher.})$$

$$V_{hys2} = \left( 1 + \frac{R_{105}}{R_{106}} \right) \cdot V_{hys2} (\text{V}) \quad V_{ref2}, V_{hys2} : \text{See the electrical characteristics table.}$$

4. The relationship between the PA output current ( $I_O$ ) and input voltage ( $V_{ctl}$ ) is determined by the following formula.

$$I_O = \frac{(V_{ctl} - V_{ref}) G_{ctl}}{R_S} = \frac{(V_{ctl} - V_{ref}) \cdot g_m \cdot R'_S}{R_S}$$

Where:  $G_{ctl}$  :  $g_m \cdot R'_S$  (See the electrical characteristics table.)

$V_{ref}$  : PA1 reference voltage

5. The retract current ( $I_{ret}$ ) is determined by the following formula.

$$I_{ret} = \frac{V_{retpow} - V_{retsat} - V_{satL}}{R_L + R_S + R_{ret}}$$

Where:  $V_{retpow}$  : Retpow voltage

$V_{retsat}$  : Qret saturation voltage

$R_L$  : Load resistance

$V_{satL}$  : PA2 lower side saturation voltage (See the electrical characteristics table.)

6. The Powgood delay time ( $T_{por}$ ) is determined by the following formulas.

$$T_{porl} = C_T \cdot V_{th} / I_{cha}$$

$$T_{porlh} \leq C_T (V_{CC} - V_{th}) / I_{dis}$$


## Absolute Maximum Ratings

Item	Symbol	Rating	Unit	Note
Power supply voltage	V <sub>CC</sub>	15	V	1
Peak output current	I <sub>Opeak</sub>	1.5	A	2
Steady-state output current	I <sub>O</sub>	1.0	A	2
Retract current	I <sub>ret</sub>	0.2	A	3
Input voltage	V <sub>in</sub>	V <sub>CC</sub>	V	
Allowable power dissipation	P <sub>T</sub>	6.0 (T <sub>C</sub> = 100°C)	W	4
Junction temperature	T <sub>j</sub>	+150	°C	5
Storage temperature	T <sub>stg</sub>	-55 to +125	°C	

Notes: 1. The operating voltage range is as follows:

$$V_{CC} = 10.2 \text{ V to } 13.8 \text{ V}$$

2. ASO of each output transistor is shown below. Operating locus must be within the ASO.



- Applies to the PA2 lower side transistor. (Qret)
- Permitted value at T<sub>C</sub> = 100°C. Thermal resistance is shown below.  
 $\theta_{j-c} \leq 8 \text{ °C/W}$   
 $\theta_{j-a} \leq 35 \text{ °C/W}$  (when a 6-layer printed circuit board is used)  
 $\theta_{j-a} \leq 62 \text{ °C/W}$  (when a glass epoxy printed circuit board is used with a wiring density of 20%)
- The junction operating temperature range is as follows.  
 $T_{jopr} = 0 \text{ °C to } 125 \text{ °C}$

# HA13559FP

## Electrical Characteristics (Ta = 25°C, V<sub>CC</sub> = 12 V, V<sub>SS</sub> = 5 V)


Item	Symbol	Min	Typ	Max	Unit	Test Condition	Applicable Pins	Note
Quiescent current	I <sub>CC0</sub>	—	3.5	5.0	mA	CE = H	14	
	I <sub>CC1</sub>	—	15	20	mA	CE = L, V <sub>SS</sub> = 5V		
	I <sub>retpow</sub>	—	50	70	mA	CE = L, V <sub>SS</sub> = 0V V <sub>retpow</sub> = 5 V	26	
CE, Higain	Input current	I <sub>in1</sub>	—	—	±10	μA	9, 10	
	Input high voltage	V <sub>ih1</sub>	2.0	—	—	V		
	Input low voltage	V <sub>il1</sub>	—	—	0.8	V		
PA1, PA2	Input resistance	R <sub>in</sub> (H)	18.75	25	31.25	kΩ	Higain = H	2, 6
		R <sub>in</sub> (L)	30	40	50	kΩ	Higain = L	
	Common mode input voltage range	V <sub>cm</sub> (H)	0	—	V <sub>CC</sub> - 2.0	V	Higain = H	
		V <sub>cm</sub> (L)	0	—	V <sub>CC</sub> - 2.0	V	Higain = L	
	Output quiescent- voltage	V <sub>q</sub>	5.6	6.0	6.4	V	R <sub>L</sub> = 10 Ω, R <sub>S</sub> = 1.0 Ω	16, 24
Output offset voltage (PA2-sense)	V <sub>ofs</sub> (H)	—	—	±6	mV	Higain = H, R <sub>S</sub> = 1.0 Ω, R <sub>L</sub> = 10 Ω V <sub>ctl</sub> = V <sub>ref</sub> = 6.0 V		
		V <sub>ofs</sub> (L)	—	—	±5	mV	Higain = L, R <sub>S</sub> = 1.0 Ω, R <sub>L</sub> = 10 Ω V <sub>ctl</sub> = V <sub>ref</sub> = 6.0 V	
Output saturation voltage	V <sub>sat1</sub>	—	0.8	1.1	V	I <sub>O</sub> = 0.8 A	1	
	V <sub>sat2</sub>	—	0.4	0.55	V	I <sub>O</sub> = 0.4 A		
Output leak current	I <sub>CER</sub>	—	—	±100	μA	V <sub>CE</sub> = 15 V	2	
Transfer gain	gm (H)	0.86	0.93	1.00	A/V	Higain = H, R <sub>L</sub> = 10 Ω R' <sub>S</sub> = 1.0 Ω	2, 6, 16, 24	
	gm (L)	0.22	0.24	0.26	A/V	Higain = L, R <sub>L</sub> = 10 Ω R' <sub>S</sub> = 1.0 Ω		
Gain bandwidth (resistive load)	B (H)	—	70	—	kHz	Higain = H R <sub>L</sub> = 10 Ω, R <sub>S</sub> = 1.0 Ω	3	
	B (L)	—	120	—	kHz	Higain = L R <sub>L</sub> = 10 Ω, R <sub>S</sub> = 1.0 Ω		
Retract	Retpow voltage	V <sub>retpow</sub>	0.8	—	—	V	I <sub>retout</sub> = 0.1 mA	26
	Retout output current	I <sub>retout</sub>	5.0	9.0	—	mA	V <sub>retpow</sub> = 3 V	25
	QL saturation voltage	V <sub>satL</sub>	—	0.1	0.25	V	I <sub>ret</sub> = 0.1 A V <sub>retpow</sub> = 3 V	16

**Electrical Characteristics (Ta = 25°C, V<sub>CC</sub> = 12 V, V<sub>SS</sub> = 5 V) (cont)**

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Applicable Pins	Note
OP1, OP2	Input current	I <sub>inop</sub>	—	—	±500 nA		4, 5	
	Input offset voltage	V <sub>osop</sub>	—	—	±7 mV		18, 19	
	Common mode input voltage range	V <sub>cmop</sub>	0	—	V <sub>CC</sub> V -1.8			
	Output high voltage	V <sub>ohop</sub>	V <sub>CC</sub> -1.3	—	—	V I <sub>out</sub> = 1.0 mA	3, 17	
	Output low voltage	V <sub>olop</sub>	—	—	1.1 V			
	Open loop gain	G <sub>op</sub>	—	41	—	dB f = 10 kHz		3
	Gain bandwidth	B <sub>op</sub>	—	1.5	—	MHz G <sub>op</sub> = 0 dB		
Powgood	Output leak current	I <sub>leak</sub>	—	—	±10 μA	V <sub>oh</sub> = 15 V	1	
	Output low voltage	V <sub>ol</sub>	—	0.1	0.4 V	I <sub>ol</sub> = 1 mA		
Vref5	Output voltage	V <sub>ref5</sub>	4.75	4.9	5.05 V	I <sub>O</sub> = 20 mA	20	
	Output resistance	R <sub>out</sub>	—	—	5 Ω	I <sub>O</sub> = 20 mA		
LVI	Reference voltage	V <sub>ref1</sub>	1.32	1.36	1.40 V	R103 = 62 kΩ	22, 23	
		V <sub>ref2</sub>	1.28	1.32	1.36 V	R104 = 10 kΩ		
	Hysteresis	V <sub>phys1</sub>	40	80	100 mV	R105 = 18 kΩ		
		V <sub>phys2</sub>	60	105	130 mV	R106 = 10 kΩ		
Delay	Threshold voltage	V <sub>th</sub>	—	2.5	—	V	21	
	C <sub>T</sub> charge current	I <sub>cha</sub>	—	10	—	μA		
	C <sub>T</sub> discharge current	I <sub>dis</sub>	1.0	1.8	—	mA		
OTSD	Operating temperature	T <sub>sd</sub>	125	150	—	°C		3
	Hysteresis	Thys	—	25	—	°C		

- Notes:
1. The output saturation voltage is the sum of the upper and lower saturation voltages.
  2. The value is output transistor only, not include Feed back resistance etc.
  3. These are design center values and are not (and cannot be) tested in the mass production products.

The LVI circuit has the hysteresis, and it is shown below.



# HA13559FP

## Main Characteristics

