

# MB85286-80/-10/-12

## CMOS 4M x 9 NIBBLE MODE DRAM MODULE

The Fujitsu MB85286 is a fully decoded, CMOS dynamic random access memory (DRAM) module consisting of nine MB814101 devices. The MB85286 is optimized for those applications requiring high speed, high performance, large memory storage. The operation and electrical characteristics of the MB85286 are the same as the MB814101 devices which feature nibble mode operation. For ease of memory expansion, the MB85286 is offered in a 30-pad Single In-Line Memory Module (SIMM).

- Organization: 4,194,304 words x 9 bit
- RAS Access time: 80ns max. (MB85286-80) 100ns max. (MB85286-10) 120ns max. (MB85286-12)
- CAS Access Time: 25ns max. (MB85286-80) 30ns max. (MB85286-10) 35ns max. (MB85286-12)
- Nibble Mode Cycle: 50ns max. (MB85286-80) 55ns max. (MB85286-10) 60ns max. (MB85286-12)
- Nibble Mode
- Active Power: 3713mW max. (MB85286-80) 3128mW max. (MB85286-10) 2723mW max. (MB85286-12)
- Standby Power: 50mW max. (CMOS Level) 99mW max. (TTL Level)
- Single +5V Supply  $\pm 10\%$  Tolerance
- TTL Compatible I/O
- Decoupling Capacitor: 0.22 $\mu$ F, 9pcs
- JEDEC Standard Package Outline: 30-pin SIP (MB85286-XX PL) 30-pad SIMM (MB85286-XX PS) 30-pad SIMM (MB85286-XX PSG) Suffix: PSG (Gold Pad)

### ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Rating                       | Symbol | Value        | Rating       |
|------------------------------|--------|--------------|--------------|
| Supply Voltage               | VCC    | -1.0 to +7.0 | V            |
| Input Voltage                | VIN    | -1.0 to +7.0 | V            |
| Output Voltage               | VOUT   | -1.0 to +7.0 | V            |
| Short Circuit Output Current | IOUT   | $\pm 50$     | mA           |
| Power Dissipation            | PD     | 9.0          | W            |
| Storage Temperature          | TSTG   | -55 to +125  | $^{\circ}$ C |

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational section of this data sheet. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

**PRELIMINARY**

PLASTIC PACKAGE  
MSS-30P-P05

PLASTIC PACKAGE  
MSP-30P-P04

### PAD ASSIGNMENT

VCC 1  
/CAS 2  
DQ0 3  
A0 4  
A1 5  
DQ1 6  
A2 7  
A3 8  
VSS 9  
DQ2 10  
A4 11  
A5 12  
DQ3 13  
A6 14  
A7 15  
DQ4 16  
A8 17  
A9 18  
A10 19  
DQ5 20  
/WE 21  
VSS 22  
DQ6 23  
NC 24  
DQ7 25  
Q8 26  
/RAS 27  
/CAS 28  
D8 29  
VCC 30

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# MB85286-80/-10/-12

## CAPACITANCE (TA=25°C,f=1MHz)

| PARAMETER                | SYMBOL | VALUE |     | UNIT |
|--------------------------|--------|-------|-----|------|
|                          |        | Typ   | Max |      |
| Input Capacitance, A0-10 | CIN1   | -     | 48  | pF   |
| Input Capacitance, /RAS  | CIN2   | -     | 45  | pF   |
| Input Capacitance, /CAS  | CIN3   | -     | 39  | pF   |
| Input Capacitance,/CAS8  | CIN4   | -     | 9   | pF   |
| Input Capacitance, /WE   | CIN5   | -     | 47  | pF   |
| Input Capacitance,D8     | CIN6   | -     | 9   | pF   |
| I/O Capacitance, DQ0-7   | CI/O   | -     | 14  | pF   |
| Output Capacitance, Q8   | COUT   | -     | 10  | pF   |

1

## DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted) \*

At recommended operating conditions unless otherwise noted

| PARAMETER                                              |  | SYMBOL                                 | CONDITIONS                                  | VALUE |     |                                                       | UNIT | NOTE |                                    |   |                       |                                        |    |   |
|--------------------------------------------------------|--|----------------------------------------|---------------------------------------------|-------|-----|-------------------------------------------------------|------|------|------------------------------------|---|-----------------------|----------------------------------------|----|---|
|                                                        |  |                                        |                                             | Min   | Typ | Max                                                   |      |      |                                    |   |                       |                                        |    |   |
| Output High Level                                      |  | VOH                                    | IOH= -5mA                                   | 2.4   | -   | -                                                     | V    |      |                                    |   |                       |                                        |    |   |
| Output Low Level                                       |  | VOL                                    | IOL=4.2mA                                   | -     | -   | 0.4                                                   | V    |      |                                    |   |                       |                                        |    |   |
| Input Leakage Current                                  |  | IIL1<br>(/CAS8, D8)                    | 0V ≤VIN ≤5.5V;<br>4.5≤VCC≤5.5V              | -10   | -   | 10                                                    | μ A  |      |                                    |   |                       |                                        |    |   |
|                                                        |  | IIL2<br>(Others)                       | VSS=0V; all other<br>pins not under test=0V | -30   | -   | 30                                                    |      |      |                                    |   |                       |                                        |    |   |
|                                                        |  | IOL                                    | 0V ≤VOUT ≤5.5V;<br>Data out disabled        | -10   | -   | 10                                                    | μ A  |      |                                    |   |                       |                                        |    |   |
| Operating Current<br>(Average Power<br>Supply Current) |  | MB85286-80<br>MB85286-10<br>MB85286-12 | /RAS & /CAS cycling;<br>tRC=min.            | -     | -   | 675<br>585<br>495                                     | mA   | *    |                                    |   |                       |                                        |    |   |
| Standby Current<br>(Power Supply<br>Current)           |  | TTL Level                              |                                             |       |     | /RAS=/CAS=VIH                                         |      |      | -                                  | - | 18                    | mA                                     |    |   |
|                                                        |  | CMOS Level                             |                                             |       |     |                                                       |      |      |                                    |   | /RAS=/CAS ≥ VCC -0.2V |                                        | 9  |   |
| Ref. Current # 1<br>(Average Power<br>Supply Current)  |  | MB85286-80<br>MB85286-10<br>MB85286-12 | /CAS=VIH, /RAS cycling;<br>tRC=min.         | -     | -   | 675<br>585<br>495                                     | mA   | *    |                                    |   |                       |                                        |    |   |
|                                                        |  | Nibble Mode<br>Current                 |                                             |       |     | MB85286-80<br>MB85286-10<br>MB85286-12                |      |      | /RAS=VIL, /CAS cycling<br>tNC=min. | - | -                     | 450<br>405<br>360                      | mA | * |
|                                                        |  |                                        |                                             |       |     | Ref. Current # 2<br>(Average Power<br>Supply Current) |      |      |                                    |   |                       | MB85286-80<br>MB85286-10<br>MB85286-12 |    |   |

\* ICC depends on the output load conditions and cycle rate. The specific values are obtained with the output open.

# MB85286-80/-10/-12

## AC CHARACTERISTICS

(At recommended operating conditions otherwise noted.) \* Notes 1,2,3

| PARAMETER                                                   | SYM  | MB85286-80 |      | MB85286-10 |      | MB85286-12 |      | UNIT | NOTE |
|-------------------------------------------------------------|------|------------|------|------------|------|------------|------|------|------|
|                                                             |      | Min        | Max  | Min        | Max  | Min        | Max  |      |      |
| Time Between Refresh                                        | tREF | -          | 16.4 | -          | 16.4 | -          | 16.4 | ms   |      |
| Random Read/Write Cycle Time                                | tRC  | 155        | -    | 180        | -    | 210        | -    | ns   |      |
| Access Time From /RAS                                       | tRAC | -          | 80   | -          | 100  | -          | 120  | ns   | 4,7  |
| Access Time From /CAS                                       | tCAC | -          | 25   | -          | 30   | -          | 35   | ns   | 5,7  |
| Column Address Access Time                                  | tAA  | -          | 45   | -          | 50   | -          | 60   | ns   | 6,7  |
| Output Hold Time                                            | tOH  | 5          | -    | 5          | -    | 5          | -    | ns   |      |
| Output Buffer Turn On Delay Time                            | tON  | 5          | -    | 5          | -    | 5          | -    | ns   |      |
| Output Buffer Turn Off Delay Time                           | tOFF | -          | 25   | -          | 25   | -          | 25   | ns   | 8    |
| Input Transition Time                                       | tT   | 3          | 50   | 3          | 50   | 3          | 50   | ns   |      |
| /RAS Precharge Time                                         | tRP  | 65         | -    | 70         | -    | 80         | -    | ns   |      |
| /RAS Pulse Width                                            | tRAS | 80         | 100K | 100        | 100K | 120        | 100K | ns   |      |
| /RAS Hold Time                                              | tRSH | 25         | -    | 30         | -    | 35         | -    | ns   |      |
| /CAS To /RAS Precharge Time                                 | tCRP | 0          | -    | 0          | -    | 0          | -    | ns   |      |
| /RAS To /CAS Delay Time                                     | tRCD | 22         | 55   | 25         | 70   | 25         | 85   | ns   | 9,10 |
| /CAS Pulse Width                                            | tCAS | 25         | -    | 30         | -    | 35         | -    | ns   |      |
| /CAS Hold Time                                              | tCSH | 80         | -    | 100        | -    | 120        | -    | ns   |      |
| /CAS Precharge Time(C-B-R Refresh)                          | tCPN | 15         | -    | 15         | -    | 15         | -    | ns   | 15   |
| Row Address Setup Time                                      | tASR | 0          | -    | 0          | -    | 0          | -    | ns   |      |
| Row Address Hold Time                                       | tRAH | 12         | -    | 15         | -    | 15         | -    | ns   |      |
| Column Address Setup Time                                   | tASC | 0          | -    | 0          | -    | 0          | -    | ns   |      |
| Column Address Hold Time                                    | tCAH | 15         | -    | 15         | -    | 20         | -    | ns   |      |
| /RAS to Column Address Delay Time                           | tRAD | 17         | 35   | 20         | 50   | 20         | 60   | ns   | 11   |
| Column Address To /RAS Lead Time                            | tRAL | 45         | -    | 50         | -    | 60         | -    | ns   |      |
| Read Command Setup Time                                     | tRCS | 0          | -    | 0          | -    | 0          | -    | ns   |      |
| Read Command Hold Time/Reference to /RAS                    | tRRH | 0          | -    | 0          | -    | 0          | -    | ns   | 12   |
| Read Command Hold Time/Reference to /CAS                    | tRCH | 0          | -    | 0          | -    | 0          | -    | ns   | 12   |
| Write Command Setup Time                                    | tWCS | 0          | -    | 0          | -    | 0          | -    | ns   | 13   |
| Write Command Hold Time                                     | tWCH | 15         | -    | 15         | -    | 20         | -    | ns   |      |
| /WE Pulse Width                                             | tWP  | 15         | -    | 15         | -    | 20         | -    | ns   |      |
| Write Command To /RAS Lead Time                             | tRWL | 25         | -    | 25         | -    | 30         | -    | ns   |      |
| Write Command To /CAS Lead Time                             | tCWL | 20         | -    | 20         | -    | 25         | -    | ns   |      |
| Data Input Setup Time                                       | tDS  | 0          | -    | 0          | -    | 0          | -    | ns   |      |
| Data Input Hold Time                                        | tDH  | 15         | -    | 15         | -    | 20         | -    | ns   |      |
| /RAS Precharge Time to /CAS Active Time Low (Refresh Cycle) | tRPC | 0          | -    | 0          | -    | 0          | -    | ns   |      |
| /CAS Set Up Time (For C-B-R Refresh)                        | tCSR | 0          | -    | 0          | -    | 0          | -    | ns   |      |
| /CAS Hold Time( For C-B-R Refresh)                          | tCHR | 15         | -    | 15         | -    | 20         | -    | ns   |      |

\* Refer to MB814101 data sheet electricals for an explanation of notes.

1

# MB85286-80/-10/-12

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions otherwise noted.) \* Notes 1,2,3


| PARAMETER                         | SYM   | MB85286-80 |     | MB85286-10 |     | MB85286-12 |     | UNIT | NOTE  |
|-----------------------------------|-------|------------|-----|------------|-----|------------|-----|------|-------|
|                                   |       | Min        | Max | Min        | Max | Min        | Max |      |       |
| Nibble Mode Read/Write Cycle Time | tNC   | 50         | -   | 55         | -   | 60         | -   | ns   |       |
| Access Time From /CAS Precharge   | tNPA  | -          | 45  | -          | 50  | -          | 55  | ns   | 7,14  |
| Nibble Mode /CAS Precharge Time   | tNCP  | 15         | -   | 15         | -   | 15         | -   | ns   |       |
| Read Modify Write Cycle Time      | tRWC  | 185        | -   | 210        | -   | 245        | -   | ns   | 15    |
| Nibble Mode R-M-W Cycle Time      | tNRWC | 75         | -   | 80         | -   | 90         | -   | ns   | 15    |
| /RAS To /WE Delay Time            | tRWD  | 80         | -   | 100        | -   | 120        | -   | ns   | 13,15 |
| /CAS To /WE Delay Time            | tCWD  | 25         | -   | 30         | -   | 35         | -   | ns   | 13,15 |
| Column Address To /WE Delay Time  | tAWD  | 45         | -   | 50         | -   | 60         | -   | ns   | 13,15 |

### Notes:

1. An Initial Pause (RAS = CAS = VIH) of 200 $\mu$ s is required after power-up followed by any eight RAS - only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
2. AC characteristics assume tT = 5nS.
3. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also transition times are measured between VIH (min) and VIL (max).
4. Assumes that tRCD < tRCD (max), tRAD < tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tTRAC will be increased by the amount that tRCD exceeds the value shown.
5. If tRCD > tRCD (max), tRAD > tRAD (max), and tASC > tAA - tCAC - tT, access time is tCAC.
6. If tRAD > tRAD (max) and tASC < tAA - tCAC - tT, access time is tAA.
7. Measured with a load equivalent to two TTL loads and 100 pF.
8. tOFF is specified that output buffer changes to high impedance state.
9. Operation within the tRCD (max) limit ensures that tTRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specific tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
10. tRCD (min) = tRAH (min) + 2TT + tASC (min).
11. Operation within the tRAD (max) limit ensures that tTRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
12. Either tRRH or tRCH must be satisfied for a read cycle.
13. tWSC, tCWD, tRWD and tWAD are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If tWCS > tWCS (min.), the cycle is an early write cycle and D8 pin will maintain high impedance state throughout the entire cycle. If tCWD > tCWD (min), tRWD > tRWD (min) and tAWD > tAWD (min), the data from the selected cell will appear at the D8 pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear to D8 pin, and write operation can be executed by satisfying tRWL, tCWL and tRAL specifications.
14. tNPA is access time from the selection of a new column address (that is caused by changing CAS / CAS8 from "L" to "H"). Therefore, if tNCP is long, tNPA is longer than tNPA (max).
15. For parity bit only.


**MB85286-80/-10/-12**

### FUNCTIONAL BLOCK DIAGRAM



1

### PACKAGE DIMENSIONS



**NOTE:** Dimensions in inches and (millimeters)