

1,048,576 WORD × 1 BIT DYNAMIC RAM

PRELIMINARY

DESCRIPTION

The TC511001BP/BJ/BZ/BFT is the new generation dynamic RAM organized 1,048,576 words by 1 bit. The TC511001BP/BJ/BZ/BFT utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC511001BP/BJ/BZ/BFT to be packaged in a standard 18 pin plastic DIP, 26/20 pin plastic SOJ, 20/19 pin plastic ZIP, 24/20 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of $5V \pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL. The special feature of TC511001BP/BJ/BZ/BFT is nibble mode, allowing the user to serially access 4 bits of data at a high data rate.

FEATURES


- 1,048,576 word by 1bit organization
- Fast access time and cycle time

TC511001BP/BJ/BZ/BFT - 60		
t_{RAC}	RAS Access Time	60ns
t_{AA}	Column Address Access Time	30ns
t_{CAC}	CAS Access Time	20ns
t_{RC}	Cycle Time	110ns
t_{NCAC}	Nibble Mode Access Time	20ns
t_{NC}	Nibble Mode Cycle Time	40ns

- Single power supply of $5V \pm 10\%$ with a built-in V_{BB} generator

- Low Power
495mW MAX. Operating
5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Nibble Mode and Test Mode capability
- All inputs and output TTL compatible
- 512 refresh cycles/8ms
- Package TC511001BP : DIP18-P-300C
TC511001BJ : SOJ26-P-300
TC511001BZ : ZIP20-P-400
TC511001BFT : TSOP24-P-0616

PIN CONNECTION



PIN NAMES

A0~A9	Address Inputs
CAS	Column Address Strobe
D_IN	Data In
D_OUT	Data Out
RAS	Row Address Strobe
WRITE	Read/Write Input
Vcc	Power (+5V)
Vss	Ground
TF	Test Function
N.C.	No Connection

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} \text{ MIN.}$)		90	mA	3, 4 5
I_{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	-	2	mA	
I_{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} \text{ MIN.}$)		90	mA	3, 5
I_{CC4}	NIBBLE MODE CURRENT Average Power Supply Current, Nibble Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Cycling: $t_{NC} = t_{NC} \text{ MIN.}$)		40	mA	3, 4
I_{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	-	1	mA	
I_{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC} = t_{RC} \text{ MIN.}$)		90	mA	3
$I_{IL(L)}$	INPUT LEAKAGE CURRENT (any input except TF) Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test = $0V$)	-10	10	μA	
$I_{ITF(L)}$	INPUT LEAKAGE CURRENT (only TF) ($0V \leq V_{IN(TF)} \leq V_{CC} + 0.5V$, All Other Pins Not Under Test = $0V$)	-10	10	μA	
$I_{OL(L)}$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-10	10	μA	
I_{TF}	TEST FUNCTION INPUT CURRENT ($V_{CC} + 4.5V \leq V_{IN(TF)} \leq 10.5V$)	-	1	mA	
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT} = -5mA$)	2.4	-	V	
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT} = 4.2mA$)	-	0.4	V	

TC511001BP/BJ/BZ/BFT-60

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC} = 5V \pm 10\%$, $T_a = 0-70^\circ\text{C}$)(Notes 6, 7, 8)

SYMBOL	PARAMETER	TC51001BP/BJ/BZ/BFT-60		UNIT	NOTES
		MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	110	-	ns	
t_{RW}	Read-Modify-Write Cycle Time	135	-	ns	
t_{NC}	Nibble Mode Cycle Time	40	-	ns	
t_{NRMW}	Nibble Mode Read-Modify-Write Cycle Time	65	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	60	ns	9,14
t_{CAC}	Access Time from \overline{CAS}	-	20	ns	9,14
t_{AA}	Access Time from Column Address	-	30	ns	9,15
t_{NCAC}	Nibble Mode Access Time	-	20	ns	9
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	ns	9
t_{OFF}	Output Buffer Turn-off Delay	0	20	ns	10
t_T	Transition Time (Rise and Fall)	3	50	ns	8
t_{RP}	\overline{RAS} Precharge Time	40	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	60	10,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	ns	
t_{CSH}	\overline{CAS} Hold Time	60	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	40	ns	14
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	30	ns	15
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	ns	
t_{CP}	\overline{CAS} Precharge Time	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	50	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	30	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	ns	
t_{RCH}	Read Command Hold Time referenced to \overline{CAS}	0	-	ns	11
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	ns	11
t_{WCH}	Write Command Hold Time	10	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	45	-	ns	
t_{WP}	Write Command Pulse Width	10	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	ns	
t_{DS}	Data-in Set-Up Time	0	-	ns	12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Continued)

SYMBOL	PARAMETER	TC511001BP/BJ/BZ/BFT-60		UNITS	NOTES
		MIN.	MAX.		
t _{DH}	Data-In Hold Time	15	-	ns	12
t _{DHR}	Data-In Hold Time referenced to \overline{RAS}	50	-	ns	
t _{REF}	Refresh Period	-	8	ms	
t _{WCS}	Write Command Set-Up Time	0	-	ns	13
t _{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	20	-	ns	13
t _{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	60	-	ns	13
t _{AWD}	Column Address to \overline{WRITE} Delay Time	30	-	ns	13
t _{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS})	5	-	ns	
t _{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS})	15	-	ns	
t _{RPC}	\overline{RAS} Precharge to \overline{CAS} Active Time	0	-	ns	
t _{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test)	30	-	ns	
t _{NCAS}	Nibble Mode Pulse Width	20	-	ns	
t _{NCP}	Nibble Mode \overline{CAS} Precharge Time	10	-	ns	
t _{NRSH}	Nibble Mode \overline{RAS} Hold Time	20	-	ns	
t _{NCWD}	Nibble Mode \overline{CAS} to \overline{WRITE} Delay Time	20	-	ns	
t _{NRWL}	Nibble Mode \overline{WRITE} Command to \overline{RAS} Lead Time	20	-	ns	
t _{NCWL}	Nibble Mode \overline{WRITE} Command to \overline{CAS} Lead Time	20	-	ns	
t _{TES}	Test Mode Enable Set-Up Time referenced to \overline{RAS}	0	-	ns	
t _{TEHR}	Test Mode Enable Hold Time referenced to \overline{RAS}	0	-	ns	
t _{TEHC}	Test Mode Enable Hold Time referenced to \overline{CAS}	0	-	ns	

CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $f = 1\text{MHz}$, $T_a = 0\sim 70^\circ\text{C}$)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C ₁₁	Input Capacitance (A0~A9, D _{IN})	-	5	pF
C ₁₂	Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WRITE} , TF)	-	7	
C ₀	Output Capacitance (D _{OUT})	-	7	

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. Column address can be changed once or less While $\overline{RAS}=V_{IL}$ and $\overline{CAS}=V_{IH}$.
6. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
7. AC measurements assume $t_T=5$ ns.
8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. Measured with a load equivalent to 2 TTL loads and 100pF.
10. t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-modify-write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$, and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met.
 $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
15. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met.
 $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

TIMING WAVEFORMS


READ CYCLE



Note: "TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.


TC511001BP/BJ/BZ/BFT-60

WRITE CYCLE (EARLY WRITE)




Note: "TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.

READ-MODIFY-WRITE CYCLE




Note: "TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.

NIBBLE MODE READ - MODIFY - WRITE




Note: "TP" pin should be connected to $V_{IL(TP)}$ level or open.

RAS ONLY REFRESH CYCLE




Note: WRITE = "H" or "L", A9 = "H" or "L"
 "TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.

CAS BEFORE RAS REFRESH CYCLE



Note: WRITE = "H" or "L", A9 = "H" or "L"
 "TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.


HIDDEN REFRESH CYCLE (READ)



Note: "TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.


TC511001BP/BJ/BZ/BFT-60

HIDDEN REFRESH CYCLE (WRITE)



Note: "TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



APPLICATION INFORMATION

ADDRESSING

The 20 address bits required to decode 1 of the 1,048,576 cell locations within the TC511001BP/BJ/BZ/BFT are multiplexed onto the 10 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (\overline{RAS}), latches the 10 row address bits into the chip. The second clock, the Column Address Strobe (\overline{CAS}), subsequently latches the 10 column address bits into the chip. Each of these signals, \overline{RAS} , and \overline{CAS} , triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the \overline{CAS} clock sequence are inhibited until the occurrence of a delayed signal derived from the \overline{RAS} clock chain. The "gated \overline{CAS} " feature allows the \overline{CAS} clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of \overline{WRITE} and \overline{CAS} while \overline{RAS} is active. The later of the signals (\overline{WRITE} or \overline{CAS}) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the \overline{WRITE} input is brought low (active) prior to \overline{CAS} , the D_{IN} is strobed by \overline{CAS} and the set-up and hold times are referenced to \overline{CAS} . If the input data is not available at \overline{CAS} time or if it is desired that the cycle be a read-modify-write cycle, the \overline{WRITE} signal will be delayed until after \overline{CAS} has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of \overline{WRITE} rather than \overline{CAS} . (To illustrate this feature, D_{IN} is referenced to \overline{WRITE} in the timing diagrams depicting the read-modify-write and nibble mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to \overline{CAS}).


Data is retrieved from the memory in a read cycle by maintaining \overline{WRITE} in the inactive or high state throughout the portion of the memory cycle in which \overline{CAS} is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TC511001BP/BJ/BZ/BFT is the high impedance (open circuit) state. This is to say, anytime \overline{CAS} is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until \overline{CAS} is taken back to the inactive (high level) condition.

NIBBLE MODE

Nibble mode operation allows faster successive data operation on 4 bits. The first of 4 bits is accessed in the usual manner with read data coming out at t_{CAC} time. By keeping \overline{RAS} low, \overline{CAS} can be cycled up and then down, to read or write the next three pages at high data rate (faster than t_{CAC}). Row and column addresses need only be supplied for the first access of the cycles. From then on, the falling edge of \overline{CAS} will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed (wrap-around method).



Address A9 determines the starting point of the circular 4 bits nibble. Row A9 and column A9 provide the two binary bits needed to select one of four bits.

From then on, successive bits come out in a binary fashion; 00→01→10→11 with A9 row being the least significant address.

A nibble cycle can be a read, write, or delayed write cycle. Any combinations of reads and writes or late writes will be allowed. In addition, the circular wrap-around will continue for as long as $\overline{\text{RAS}}$ is kept low.

$\overline{\text{RAS}}$ ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 512 row address (A0~A8) within each 8 millisecond time interval.


Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " $\overline{\text{RAS}}$ -only" cycles.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the TC511001BP/BJ/BZ/BFT offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

HIDDEN REFRESH

An optional feature of the TC511001BP/BJ/BZ/BFT is that refresh cycles may be performed while maintaining valid data at the output pin. This referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh operation of TC511001BP/BJ/BZ/BFT can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.


- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 512 times.
- ③ Check "1" out of 512 bits at normal read mode, which was written at ②.
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. Repeat this operation 512 times.
- ⑤ Check "0" out of 512 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ to the complement data.

TEST MODE

The TC511001BP/BJ/BZ/BFT is the RAM organized 1,048,576 words by 1 bit, it is internally organized 262,144 words by 4 bits. In "Test Mode", data is written into a number of sectors (4 sectors) in parallel and retrieved the same way. If, upon reading, all bits are equal (all "H" or "L"), the data output pin indicates a same data as all bits. In this case, the data output pin indicates an expected data for good parts, the data output pin indicates a complementary data for bad parts. And also, if any of the bits differed, the data output pin would indicate a high impedance state for bad parts. Fig. 1 shows the block diagram of TC511001BP/BJ/BZ/BFT including its truth table when "Test Mode" is used.

In test mode, 1MDRAM can be tested as if it were 256K DRAM by the following method.

Block Diagram in Test Mode



Truth Table in Test Mode Function

A	B	C	D	D _{OUT}
0	0	0	0	0
1	1	1	1	1
Otherwise				Hi - Z

Fig. 1

"Test Mode" function is performed on any of the timing cycles except Nibble Mode when "TF" pin is held on "super voltage ($V_{CC} + 4.5V$ ($V_{CC} = 5V \pm 10\%$), max. voltage = $10.5V$)" for the specified period (t_{TES} , t_{TEHR} and t_{TEHC} ; see Fig. 2). The address input of A9 is ignored in the "Test Mode".

On the other hand, normal operation requires the "TF" pin be connected to V_{IL} (TF) level, or left unconnected on the printed wiring board.

The "Test Mode" function reduces test times (1/4; in case of using N test pattern).




Fig. 2 Test Mode Cycle