

ABSOLUTE MAXIMUM RATINGS			PHYSICAL/ENVIRONMENTAL				
PARAMETERS	LIMITS	UNITS	PARAMETERS	MIN.	TYP.	MAX.	UNITS
+5V Supply (Pins 31, 38)	0 to +6	Volts	Operating Temp. Range, Case	0	—	+70	°C
–5V Supply (Pin 37)	0 to –6	Volts		ADS-932MC	—	—	—
Digital Inputs (Pin 8, 9, 12, 34, 35)	–0.3 to +V _{DD} +0.3	Volts		ADS-932ME	–40	—	+100
Analog Input (Pin 3)			ADS-932MM	–55	—	+125	°C
Bipolar	±5	Volts	Thermal Impedance				
Unipolar	–10 to +5	Volts	θ _{jc}	—	4	—	°C/Watt
Lead Temperature (10 seconds)	+300	°C	θ _{ca}	—	18	—	°C/Watt
			Storage Temperature Range				
				–65	—	+150	°C
			Package Type				
				40-pin, metal-sealed, ceramic TDIP			
			Weight				
				0.56 ounces (16 grams)			

FUNCTIONAL SPECIFICATIONS

(T_A = +25°C, V_{CC} = –5V +V_{DD} = +5V, 2MHz sampling rate, and a minimum 3 minute warmup ① unless otherwise specified.)

ANALOG INPUTS	+25°C			0 TO +70°C			–55 TO +125°C			UNITS
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input Voltage Range										
Unipolar	—	0 to –5.5	—	—	0 to –5.5	—	—	0 to –5.5	—	Volts
Bipolar	—	±2.75	—	—	±2.75	—	—	±2.75	—	Volts
Input Resistance (pin 3)	655	687	—	—	685	—	—	685	—	Ω
Input Resistance (pin 2)	418	426	—	—	400	—	—	400	—	Ω
Input Capacitance	—	10	15	—	10	15	—	10	15	pF

DIGITAL INPUTS										
Logic Levels										
Logic "1"	+2.0	—	—	+2.0	—	—	+2.0	—	—	Volts
Logic "0"	—	—	+0.8	—	—	+0.8	—	—	+0.8	Volts
Logic Loading "1"	—	—	+20	—	—	+20	—	—	+20	µA
Logic Loading "0" ②	—	—	–20	—	—	–20	—	—	–20	µA
Start Convert Positive Pulse Width ③	40	250	—	40	250	—	40	250	—	ns

STATIC PERFORMANCE										
Resolution	—	16	—	—	16	—	—	16	—	Bits
Integral Nonlinearity	—	±1.0	—	—	±1.5	—	—	±2.0	—	LSB
Differential Nonlinearity (f _{IN} = 10kHz)	–0.95	±0.5	+1.0	–0.95	±0.5	+1.0	–0.95	±0.5	+1.5	LSB
Full Scale Absolute Accuracy	—	±0.1	±0.3	—	±0.15	±0.5	—	±0.5	±1.5	%FSR
Bipolar Zero Error (Tech Note 2)	—	±0.1	±0.2	—	±0.2	±0.4	—	±0.5	±1.9	%FSR
Bipolar Offset Error (Tech Note 2)	—	±0.1	±0.3	—	±0.2	±0.5	—	±0.4	±1.9	%FSR
Gain Error (Tech Note 2)	—	±0.1	±0.3	—	±0.15	±0.5	—	±0.5	±1.3	%FSR
No Missing Codes (f _{IN} = 10kHz)	16	—	—	16	—	—	16	—	—	Bits

DYNAMIC PERFORMANCE										
Peak Harmonics (–0.5dB)										
dc to 500kHz	—	–90	–81	—	–90	–81	—	–88	–80	dB
500kHz to 1MHz	—	–90	–81	—	–90	–81	—	–88	–74	dB
Total Harmonic Distortion (–0.5dB)										
dc to 500kHz	—	–88	–80	—	–88	–80	—	–85	–78	dB
500kHz to 1MHz	—	–87	–80	—	–87	–80	—	–84	–73	dB
Signal-to-Noise Ratio										
(w/o distortion, –0.5dB)										
dc to 500kHz	83	87	—	83	87	—	80	85	—	dB
500kHz to 1MHz	82	86	—	82	86	—	80	84	—	dB
Signal-to-Noise Ratio ④										
(& distortion, –0.5dB)										
dc to 500kHz	79	84	—	79	84	—	76	82	—	dB
500kHz to 1MHz	78	84	—	78	84	—	73	82	—	dB
Two-tone Intermodulation										
Distortion (f _{IN} = 200kHz, 240kHz, f _S = 2MHz, –0.5dB)	—	–89	—	—	–89	—	—	–89	—	dB
Noise	—	83	—	—	83	—	—	83	—	µV _{rms}
Input Bandwidth (–3dB)										
Small Signal (–20dB input)	—	7.8	—	—	7.8	—	—	7.8	—	MHz
Large Signal (–0.5dB input)	—	7.1	—	—	7.1	—	—	7.1	—	MHz
Feedthrough Rejection (f _{IN} = 1MHz)	—	90	—	—	90	—	—	90	—	dB
Slew Rate	—	±77	—	—	±77	—	—	±77	—	V/µs
Aperture Delay Time	—	+8	—	—	+8	—	—	+8	—	ns
Aperture Uncertainty	—	5	—	—	5	—	—	5	—	ps rms
S/H Acquisition Time										
(to ±0.001%FSR, 5.5V step)	200	225	—	200	225	—	200	225	—	ns
Overvoltage Recovery Time ⑤	—	250	500	—	250	500	—	250	500	ns
A/D Conversion Rate	2	—	—	2	—	—	2	—	—	MHz

ANALOG OUTPUT	+25°C			0 to +70°C			-55 to +125°C			UNITS
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Internal Reference										
Voltage	3.15	+3.2	3.25	3.15	+3.2	3.25	3.15	+3.2	3.25	Volts
Drift	—	±30	—	—	±30	—	—	±30	—	ppm/°C
External Current	—	5	—	—	5	—	—	5	—	mA
DIGITAL OUTPUTS										
Logic Levels										
Logic "1"	+2.4	—	—	+2.4	—	—	+2.4	—	—	Volts
Logic "0"	—	—	+0.4	—	—	+0.4	—	—	+0.4	Volts
Logic Loading "1"	—	—	-4	—	—	-4	—	—	-4	mA
Logic Loading "0"	—	—	+4	—	—	+4	—	—	+4	mA
Delay, Falling Edge of ENABLE to Output Data Valid	—	—	20	—	—	20	—	—	20	ns
Output Coding	Straight Binary, Complementary Binary, Complementary Offset Binary, Complementary Two's Complement, Offset Binary, Two's Complement									
POWER REQUIREMENTS										
Power Supply Ranges ⑥										
+5V Supply	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	+4.9	+5.0	+5.25	Volts
-5V Supply	-4.75	-5.0	-5.25	-4.75	-5.0	-5.25	-4.9	-5.0	-5.25	Volts
Power Supply Currents										
+5V Supply	—	+225	260	—	+225	260	—	+225	260	mA
-5V Supply	-140	-135	—	-140	-135	—	-140	-135	—	mA
Power Dissipation	—	1.85	2.0	—	1.85	2.0	—	1.85	2.0	Watts
Power Supply Rejection	—	—	±0.07	—	—	±0.07	—	—	±0.07	%FSR/%V

Footnotes:

- ① All power supplies must be on before applying a start convert pulse. All supplies and the clock (START CONVERT) must be present during warmup periods. The device must be continuously converting during this time. There is a slight degradation in performance when operating the device in the unipolar mode.
- ② When $\overline{\text{COMP. BITS}}$ (pin 35) is low, logic loading "0" will be -350µA.
- ③ A 2MHz clock with a positive pulse width is used for all production testing. See Timing Diagram for more details.
40ns < Start Pulse < 175ns or 280ns < Start Pulse < 460ns

- ④ Effective bits is equal to:

$$(\text{SNR} + \text{Distortion}) - 1.76 + \frac{\left[20 \log \frac{\text{Full Scale Amplitude}}{\text{Actual Input Amplitude}} \right]}{6.02}$$

- ⑤ This is the time required before the A/D output data is valid once the analog input is back within the specified range. This time is only guaranteed if the input does not exceed ±4.75V (bipolar) or +2 to -7.5V (unipolar).
- ⑥ The minimum supply voltages of +4.9V and -4.9V for ±VDD are required for -55°C operation only. The minimum limits are +4.75V and -4.75V when operating at +125°C.

TECHNICAL NOTES

1. Obtaining fully specified performance from the ADS-932 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are connected to each other internally. For optimal performance, tie all ground pins (4, 7, 30 and 36) directly to a large analog ground plane beneath the package.

Bypass all power supplies and the +3.2V reference output to ground with 4.7µF tantalum capacitors in parallel with 0.1µF ceramic capacitors. Locate the bypass capacitors as close to the unit as possible.
2. The ADS-932 achieves its specified accuracies without the need for external calibration. If required, the device's small initial offset and gain errors can be reduced to zero using the adjustment circuitry shown in Figure 2. When using this circuitry, or any similar offset and gain calibration hardware, make adjustments following warmup. To avoid interaction, always adjust offset before gain. Tie pins 5 and 6 to ANALOG GROUND (pin 4) if not using offset and gain adjust circuits.
3. Pin 35 ($\overline{\text{COMP. BITS}}$) is used to select the digital output coding format of the ADS-932 (see Tables 2a and 2b). When this pin has a TTL logic "0" applied, it complements all of the ADS-932's B1-B16 & B10 outputs.

Pin 35 is TTL compatible and can be directly driven with digital logic in applications requiring dynamic control over its function. There is an internal pull-up resistor on pin 35 allowing it to be either connected to +5V or left open when a logic "1" is required.

4. To enable the three-state outputs, connect $\overline{\text{OUTPUT ENABLE}}$ (pin 34) to a logic "0" (low). To disable, connect pin 34 to a logic "1" (high).
5. Applying a start convert pulse while a conversion is in progress ($\overline{\text{EOC}}$ = logic "1") will initiate a new and probably inaccurate conversion cycle. Data from both the interrupted and subsequent conversions will be invalid.
6. Do not enable/disable or complement the output bits or read from the FIFO during the conversion process (from the rising edge of $\overline{\text{EOC}}$ to the falling edge of $\overline{\text{EOC}}$).
7. The $\overline{\text{OVERFLOW}}$ bit (pin 33) switches from 0 to 1 when the input voltage exceeds that which produces an output of all 1's or when the input equals or exceeds the voltage that produces all 0's. When $\overline{\text{COMP. BITS}}$ is activated, the above conditions are reversed.
8. When configuring the ADS-932 for the unipolar mode, Pin 1 (+3.2V REF.) should be connected to Pin 2 (Unipolar) through a non-inverting op-amp. For precision DC applications an OP-07 type amplifier is recommended, while AC applications requiring the lowest level of harmonic distortion should consider the AD9631.

When configuring the ADS-932 for the bipolar mode, Pin 2 (Unipolar) should be physically disconnected from the surrounding circuitry. This will help prevent noise from coupling into the A/D.

INTERNAL FIFO OPERATION

The ADS-932 contains an internal, user-initiated, 18-bit, 16-word FIFO memory. Each word in the FIFO contains the 16 data bits as well as the $\overline{\text{MSB}}$ and OVERFLOW bits. Pins 23 (FIFO/ $\overline{\text{DIR}}$) and 10 (FIFO READ) control the FIFO's operation. The FIFO's status can be monitored by reading pins 10 (FSTAT1) and 11 (FSTAT2).

When pin 8 (FIFO/ $\overline{\text{DIR}}$) has a logic "1" applied, the FIFO is inserted into the digital data path. When pin 8 has a logic "0" applied, the FIFO is transparent, and the output data goes directly to the output three-state register (whose operation is controlled by pin 34 (ENABLE)). Read and write commands to the FIFO are ignored when the ADS-932 is operated in the "direct" mode. It takes a maximum of 20ns to switch the FIFO in or out of the ADS-932's digital data path.

FIFO WRITE and READ Modes

Once the FIFO has been enabled (pin 8 high), digital data is automatically written to it, regardless of the status of FIFO READ (pin 9). Assuming the FIFO is initially empty, it will accept data (18-bit words) from the next 16 consecutive A/D conversions. As a precaution, pin 9 (which controls the FIFO's READ function) should not be low when data is first written to an empty FIFO.

When the FIFO is initially empty, digital data from the first conversion (the "oldest" data) appears at the output of the FIFO immediately after the first conversion has been completed and remains there until the FIFO is read.

If the output three-state register has been enabled (logic "0" applied to pin 34), data from the first conversion will appear at the output of the ADS-932. Attempting to write a 17th word to a full FIFO will result in that data, and any subsequent conversion data, being lost.

Once the FIFO is full (indicated by FSTAT1 and FSTAT2 both equal to "1"), it can be read by dropping the FIFO READ line (pin 9) to a logic "0" and then applying a series of 15 rising edges to the read line. Since the first data word is already present at the FIFO output, the first read command (the first rising edge applied to FIFO READ) will bring data from the second conversion to the output. Each subsequent read command/rising edge brings the next word to the output lines. After the 15th rising edge brings the 16th data word to the FIFO output, the subsequent falling edge on READ will update the status outputs (after a 20ns maximum delay) to FSTAT1 = 0, FSTAT2 = 1 indicating that the FIFO is empty.

If a read command is issued after the FIFO empties, the last word (the 16th conversion) will remain present at the outputs.

FIFO Reset Feature

At any time, the FIFO can be reset to an empty state by putting the ADS-932 into its "direct" mode (logic "0" applied to pin 8, FIFO/ $\overline{\text{DIR}}$) and also applying a logic "0" to the FIFO READ line (pin 9). The empty status of the FIFO will be indicated by FSTAT1 going to a "0" and FSTAT2 going to a "1". The status outputs change 40ns after applying the control signals.

FIFO Status, FSTAT1 and FSTAT2

Monitor the status of the data in the FIFO by reading the two status pins, FSTAT1 (pin 10) and FSTAT2 (pin 11).

CONTENTS	FSTAT1	FSTAT2
Empty (0 words)	0	1
<half full (≤ 7 words)	0	0
half-full or more (≥ 8 words)	1	0
Full (16 words)	1	1

DELAY	PIN	TRANSITION	MIN.	TYP.	MAX.	UNITS
Direct mode to FIFO enabled	8		–	10	20	ns
FIFO enabled to direct mode	8		–	10	20	ns
FIFO READ to output data valid	9		–	–	40	ns
FIFO READ to status update when changing from <half full (1 word) to empty	9		–	–	20	ns
FIFO READ to status update when changing from \geq half full (8 words) to <half full (7 words)	9		–	–	110	ns
FIFO READ to status update when changing from full (16 words) to \geq half full (15 words)	9		–	–	190	ns
Falling edge of $\overline{\text{EOC}}$ to status update when writing first word into empty FIFO	32		–	–	190	ns
Falling edge of $\overline{\text{EOC}}$ to status update when changing FIFO from <half full (7 words) to \geq half full (8 words)	32		–	–	110	ns
Falling edge of $\overline{\text{EOC}}$ to status update when filling FIFO with 16th word	32		–	–	28	ns

Table 1. FIFO Delays

CALIBRATION PROCEDURE

Connect the converter per Figure 2. Any offset/gain calibration procedures should not be implemented until the device is fully warmed up. To avoid interaction, adjust offset before gain. The ranges of adjustment for the circuits in Figure 2 are guaranteed to compensate for the ADS-932's initial accuracy errors and may not be able to compensate for additional system errors.

A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This is accomplished by connecting LED's to the digital outputs and performing adjustments until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs change from one code to the next.

For the ADS-932, offset adjusting is normally accomplished when the analog input is 0 minus 1/2 LSB (-42µV). See Table 2b for the proper bipolar output coding.

Gain adjusting is accomplished when the analog input is at nominal full scale minus 1 1/2 LSB's (+2.749874V).

Note: Connect pin 5 to ANALOG GROUND (pin 4) for operation without zero/offset adjustment. Connect pin 6 to pin 4 for operation without gain adjustment.

OUTPUT FORMAT	PIN 35 LOGIC LEVEL
Complementary Offset Binary	1
Offset Binary	0
Complementary Two's Complement (Using MSB, pin 29)	1
Two's Complement (Using MSB, pin 29)	0
Straight Binary	1
Complementary Binary	0

Table 2a. Setting Output Coding Selection (Pin 35)

Zero/Offset Adjust Procedure

1. Apply a train of pulses to the START CONVERT input (pin 12) so that the converter is continuously converting.
2. For unipolar or bipolar zero/offset adjust, apply -42µV to the ANALOG INPUT (pin 3).
3. For bipolar inputs, adjust the offset potentiometer until the code flickers between 1000 0000 0000 0000 and 0111 1111 1111 1111 with pin 35 tied high (complementary offset binary) or between 0111 1111 1111 1111 and 1000 0000 0000 0000 with pin 35 tied low (offset binary). For unipolar inputs, adjust the offset potentiometers until all output bits are 0's and the LSB flickers between 0 and 1 with Pin 35 tied high (straight binary) or until all bits are 1's and the LSB flickers between 0 and 1 with pin 35 tied low (complementary binary).
4. Two's complement coding requires using BIT 1 (MSB) (pin 29). With pin 35 tied low, adjust the trimpot until the output code flickers between all 0's and all 1's.

Gain Adjust Procedure

1. Apply +2.749874V to the ANALOG INPUT (pin 3).
2. For bipolar inputs, adjust the gain potentiometer until all output bits are 0's and the LSB flickers between a 1 and 0 with pin 35 tied high (complementary offset binary) or until all output bits are 1's and the LSB flickers between a 1 and 0 with pin 35 tied low (offset binary).
3. Two's complement coding requires using BIT 1 (MSB) (pin 29). With pin 35 tied low, adjust the gain trimpot until the output code flickers equally between 0111 1111 1111 1111 and 0111 1111 1111 1110.





Figure 2. Bipolar Connection Diagram

THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to +70°C and -55 to +125°C. All room-temperature (T_A = +25°C) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.

These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do

not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package. Electrically insulating, thermally conductive "pads" may be installed underneath the package. Devices should be soldered to boards rather than "socketed", and of course, minimal air flow over the surface can greatly help reduce the package temperature.



- Notes:
1. Scale is approximately 50ns per division. fs = 2MHz.
 2. This device has three pipeline delays. Four start convert pulses (clock cycles) must be applied for valid data from the first conversion to appear at the output of the A/D.
 3. The start convert positive pulse width must be between either 40 and 175nsec or 280 and 460nsec (when sampling at 2MHz) to ensure proper operation. For sampling rates lower than 2MHz, the start pulse can be wider than 460nsec, however a minimum pulse width low of 40nsec should be maintained. A 2MHz clock with a 100nsec positive pulse width is used for all production testing.

Figure 3. ADS-932 Timing Diagram




Figure 4. FFT Analysis of ADS-932




Figure 5. ADS-932 Evaluation Board Schematic

ADS-932 EVALUATION BOARD

COMP. BINARY											
UNIPOLAR SCALE	INPUT RANGE 0 to	MSB	LSB	MSB	LSB	MSB	LSB	MSB	LSB	INPUT RANGE	BIPOLAR SCALE
-FS +1 LSB	-5.499916	1111 1111 1111 1111	0000 0000 0000 0000	0111 1111 1111 1111	1000 0000 0000 0000	0111 1111 1111 1111	1000 0000 0000 0000	+2.749916	+FS -1 LSB		
-FS +1 1/2 LSB	-5.499874	LSB "1" to "0"		LSB "0" to "1"		LSB "1" to "0"		LSB "0" to "1"		+2.749874	+FS -1 1/2 LSB
-7/8 FS	-4.812500	1110 0000 0000 0000	0001 1111 1111 1111	0110 0000 0000 0000	1001 1111 1111 1111	0110 0000 0000 0000	1001 1111 1111 1111	+2.062500	+3/4 FS		
-3/4 FS	-4.125000	1100 0000 0000 0000	0011 1111 1111 1111	0100 0000 0000 0000	1011 1111 1111 1111	0100 0000 0000 0000	1011 1111 1111 1111	+1.375000	+1/2 FS		
-1/2FS	-2.750000	1000 0000 0000 0000	0111 1111 1111 1111	0000 0000 0000 0000	1111 1111 1111 1111	0000 0000 0000 0000	1111 1111 1111 1111	0.000000	0		
-1/2FS -1/2LSB	-2.749958	0111 1111 1111 1111	1000 0000 0000 0000	1111 1111 1111 1111	0000 0000 0000 0000	1111 1111 1111 1111	0000 0000 0000 0000	-0.000084	-1/2 LSB		
-1/4FS	-1.375000	0100 0000 0000 0000	1011 1111 1111 1111	1100 0000 0000 0000	0011 1111 1111 1111	1100 0000 0000 0000	0011 1111 1111 1111	-1.375000	-1/2 FS		
-1/8FS	-0.687500	0010 0000 0000 0000	1101 1111 1111 1111	1010 0000 0000 0000	0101 1111 1111 1111	1010 0000 0000 0000	0101 1111 1111 1111	-2.062500	-3/4 FS		
-1 LSB	-0.000084	0000 0000 0000 0001	1111 1111 1111 1110	1000 0000 0000 0001	0111 1111 1111 1110	1000 0000 0000 0001	0111 1111 1111 1110	-2.749916	-FS +1 LSB		
-1/2LSB	-0.000042	LSB "0" to "1"		LSB "1" to "0"		LSB "0" to "1"		LSB "1" to "0"		-2.749958	-FS +1/2 LSB
0	0.000000	0000 0000 0000 0000	1111 1111 1111 1111	1000 0000 0000 0000	0111 1111 1111 1111	1000 0000 0000 0000	0111 1111 1111 1111	-2.750000	-FS		
OFFSET BINARY				COMP. TWO'S COMP.				TWO'S COMP.			

Table 2b. Output Coding

INPUT RANGE	INPUT PIN	TIE TOGETHER
0 to -5.5V	Pin 3	Pin 1 To Pin 2
±2.75V	Pin 3	Pin 2 is No Connect

Table 3. Input Connections




Figure 6. ADS-932 Histogram and Differential Nonlinearity





Figure 7. ADS-932 Grounded Input Histogram
This histogram represents the typical peak-to-peak noise (including quantization noise) associated with the ADS-932.

MECHANICAL DIMENSIONS - INCHES (mm)



ORDERING INFORMATION

MODEL NUMBER	OPERATING TEMP. RANGE	PACKAGE	ROHS	ACCESSORIES	
ADS-932	0 to +70°C	TDIP	No	ADS-B932 HS-40	Evaluation Board (without ADS-932) Heat Sink for all ADS-932 models
ADS-932ME	-40 to +100°C	TDIP	No		
ADS-932MM	-55 to +125°C	TDIP	No		
ADS-932-C	0 to +70°C	TDIP	Yes		
ADS-932ME-C	-40 to +100°C	TDIP	Yes		
ADS-932MM-C	-55 to +125°C	TDIP	Yes		

Receptacles for PC board mounting can be ordered through AMP, Inc., Part # 3-331272-8 (Component Lead Socket), 40 required. For MIL-STD-883 product, or surface mount packaging, contact DATEL.

DATEL is a registered trademark of
Murata Power Solutions, Inc.
 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA
 ITAR and ISO 9001/14001 REGISTERED

Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

© 2012 Murata Power Solutions, Inc.

www.datel.com • e-mail: help@datel.com