D2833, MARCH 1984-REVISED SEPTEMBER 1987

- 'HC679 is a 12-Bit Address Comparator With Enable
- 'HC680 is a 12-Bit Address Comparator With Latch
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil
- Dependable Texas Instruments Quality and Reliability

description

The 'HC679 and 'HC680 address comparators simplify addressing of memory boards and/or other peripheral devices. The four P inputs are normally hard wired with a preprogrammed address. An internal decoder determines what input information applied to the 12 A inputs must be low or high to cause a low state at the output (Y). For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A1 through A7 must be low and that inputs A8 through A12 must be high to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low.

The 'HC679 features an enable input $\{\overline{G}\}$. When \overline{G} is low, the device is enabled. When \overline{G} is high, the device is disabled and the output is high regardless of the A and P inputs. The 'HC680 features a transparent latch and a latch enable input (C). When C is high, the device is in the transparent mode. When C is low, the previous logical state of Y is latched.


The 'HC679 and :'HC680 are functionally unilaterally interchangeable with their TTL ALS counterparts, 'ALS679 and 'ALS680, in all cases of normal use as 12-bit address comparators. They differ in two respects. First, they may be programmed to recognize all A inputs low either connecting all P inputs (1111 = decimal 15), or by combination HHLL (1100 = 12), the latter option not being valid for the TTL ALS parts, Second, the combinations HHLH and HHHL (1101 = 13 and 1110 = 14)cannot be used (but are not needed) in addresscomparator applications. These combinations cause the outputs to be disabled (high).

(TOP VIEW)

A1 [ī	¹ 20 1 v _{CC}
A2 [2	19∏ Ğ
A3 [3	18 🗍 Y
A4: [4	17 🗀 P3
A5 [5	16 P2
A6 [6	15 P1
A7 [7	14 PO
A8 [8	13 A 1 2
A9 [9	12 A11
GND [10	. 11∐ A10

SN54HC679 . . . FK PACKAGE

(TOP VIEW)




SN54HC680 . . . J PACKAGE SN74HC680 . . . DW OR N PACKAGE

(TOP VIEW)

А1 Г	17	U20	Пνcc
_	ď		
A2 [12	19	ДС
A3 []3	18	DΥ
A4 []4	17] P3
A5 [] 5	16	P2
A6 []6	15	D P1
A7 [7	14] P0
A8 [jв	13	A12
A9 [9	12	A11
GND [10	11	A10

SN54HC680 . . . FK PACKAGE (TOP VIEW)




description (continued)


The SN54HC679 and SN54HC680 are characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 °C. The SN74HC679 and SN74HC680 are characterized for operation from $-40\,^{\circ}$ C to 85 °C.

FUNCTION TABLE

'HC679	'HC680				I	NPUT	s co	MMC	ON T	о 'н	C67	9 AN	D 'H	C680)			OUTPUT
Ğ	С	P3	P2	P1	PO	A1	A2	A3	Α4	A5	A6	A7	A8	A9	A10	A11	A12	Y
L	н	L	L	L	L	Н	н	н	Н	Н	Н	Н	Н	Н	Н	Н	Ι	L
L	н	L	L	L	н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н	н	L
L	н	L	L	н	L	Ł	L	Н	Н	н	н	Н	н	н	Н	н	н	L
L	н	L	L	Н	н	L	L	L	Н	Н	н	Н	н	Н	Н	н	н	L
L	H	L	Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	- н	Н	L
L	н	L	Н	L	н	L	L	L	L	L	н	Н	Н	н	Н	н	н	L
L	н	L	Н	Н	L	L	L	L	L	L	L	Н	н	н	н	н	н	L
L	Н	L	н	Н	н	L	L	L	L	L	L	L	н	н	н	н	н	L
L	H	Н	L	Ł	L	L	L	L	L	L	L	L	L	- H	Н	Ħ	I	L
L	н	н	L	L	н	L	L	L	L	L	L	Ł	L	L	Н	Н	н	L
L	н	н	L	H	니	L	L	L	L	L	L	L	L	L	L	Н	н	L
L	н	н	L	н	н	L	L	L	L	L	L	L	L	L	L	L	Н	Ł
L	н	Н	Н	L	Ł	L	L	L	L	L	L	L	L	L	L	L	٦	Ł
L	н	н	Н	L	н	Х	X	х	X	×	х	X	х	X	х	Х	Х	н
L	н	н	Н	н	L	X	х	Х	X	×	х	х	Х	X	X	Х	х	н
L	н	Н	H	н	н	L	L	L	L	L	L	L	L	L	L	L	L	Ł
L	н							All	ther	com	binati	ions						Н
Н			'HC679: Any combination										Н					
	L		'HC680: Any combination									Latched						

logic symbols†






[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.




'HC679 logic diagram (positive logic)



In order to understand the implementation of this device, it is essential that the function of vertical string of transmission gates be understood. A schematic of one of these gates is shown below. If the input to the transmission gate labeled "X1" is high, then the transmission path between the two ports labeled "1" is on. If the "X1" input is low, then the transmission path between the two ports labeled "1" is off. Only one of the 16 transmission gates can be off while the device is operating; which one is off is determined by inputs PO through P3. The lines going from the string of transmission gates to the Exclusive-OR gates located above the transmission gate that is off will be high. The lines going to the Exclusive-OR gates located below that transmission gate will be low.

Pin numbers shown are for DW, J, and N packages.

'HC680 logic diagram (positive logic)



An explanation of the function of the string of transmission gates appears with the 'HC679 logic diagram on the previous page.

Pin numbers shown are for DW, J, and N packages.



absolute maximum ratings over operating free-air temperature range t

Supply voltage, V _{CC} 0.5 V to 7 V Input clamp current, I _K (V < 0 or V > V _{CC}) ±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC
Continuous output current, IO (VO = 0 to VCC) ±25 mA
Continuous current through VCC or GND pins
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or N package
Storage temperature range65 °C to 150 °C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC679 SN54HC680		SI SI	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage		2	5	6	2	5	6	٧
V _{IH} High-level input voltage	V _{CC} = 2 V	1.5			1.5			
	V _{CC} = 4.5 V	3.15			3.15			٧
	V _{CC} = 6 V	4.2			4.2			
	V _{CC} = 2 V	0		0.3	0		0.3	
VIL Low-level input voltage	$V_{CC} = 4.5 \text{ V}$	0		0.9	0		0.9	V
	V _{CC} = 6 V	0		1.2	0		1.2	
V _I Input voltage		0		Vcc	0		Vcc	V
VO Output voltage		0		Vcc	0		Vcc	٧
	V _{CC} = 2 V	0		1000	0		1000	
tt Input transition (rise and fall) tim		0		500	0		500	ns
	V _{CC} = 6 V	0		400	0		400	
TA Operating free-air temperature		- 55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	т	A = 25	°C	SN54HC679 SN54HC680		SN74HC679 SN74HC680		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}		2 V	1.9	1.998		1.9		1.9		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		v
	VI = VIH or VIL, IOH = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
İ	$V_{\parallel} = V_{\parallel H}$ or $V_{\parallel L}$, $I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	v
VOL		6 V		0.001	0.1		0.1		0.1	
٠ <u>٠</u> ١	VI = VIH or VIL, IOL = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
The state of the s	VI = VIH or VIL, IQL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
4	VI = VCC or 0	6 V		±0.1	±100		± 1000	:	± 1000	nΑ
· ·cc	V _I = V _{CC} or 0, I _O = 0	6 V			8		160		80	μΑ
C _i		2 to 6 V		3	10		10		10	pF



'HC679 switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

242445552	FROM	то	V	TA	_ 25	°C	SN54	HC679	SN74HC679		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V		185	300		450		375		
t _{pd}	Any P	Y	4.5 V		37	60		90	l	75	ns	
			6 V	1	31	51		76	l	64		
			2 V		105	160		240		200		
t _{pd}	Any A	Y	4.5 V		21	32		48	l	40	ns	
			6 V		18	27		41		34		
			2 V		75	125		187		156		
t _{pd}	G	Y	4.5 V		15	25		37		31	ns	
, - I			6 V		13	21		31		26		
			2 V		38	60		90		75		
tt		Y	4.5 V		8	12		18		15	ns	
· ·			6 V		6	10		15		13		

'HC680 timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			TA = 2	5°C	SN54HC680		SN74HC680		
		Vcc		XAN	MIN	MAX	MIN	MAX	UNIT
		2 V	75		112		94		
tw	Pulse duration, enable C high	4.5 V	15		23		19		ns
		6 V	13		20		16		
		2 V	100		150		125		
tsu	Setup time, A inputs before enable CI	4.5 V	20		30		25		กร
		6 V	17	1	26		21		
		2 V	500		750	·	625		
t _{su}	Setup time, P inputs before enable CI	4.5 V	99		149		124		ns
		6 V	84		127		105		ļ
		2 V	5		5		5		
th	Hold time, A or P inputs after enable CI	4.5 V	5		5		5		ns
		6 V	5		5		5		

'HC680 switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

0404445750	FROM	то		TA = 25°C			SN54	HC680	SN74HC680		UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	TYP MAX		MAX	MIN MAX		ONII
			2 V		185	300		450		375	
tpd	Any P	Y	4.5 V	-	37	60		90		75	ns
			6 V		31	51		76		64	
			2 V	1	105	160		240		200	
tpd	Any A	Y	4.5 V		21	32		48	l	40	ns
			6 V		18	27		41	İ	34	l .
			2 V		75	125		187		156	
tpd	С	Y	4.5 V	İ	15	25		37		31	ns
			6 V		13	21		31		26	
			2 V		38	60		90		75	
t _t		Y	4.5 V		8	12		18		15	ns
`			6 V		6	10	ì	15		13	1

Cpd	Power dissipation capacitance	No load, T _A = 25 °C	40 pF typ
		<u></u>	



TYPICAL APPLICATION INFORMATION

The 'HC679 and 'HC680 can be wired to recognize any one of 2¹² addresses. The number of ''lows'' in the address determines the input pattern for the P inputs. Then those system address lines that are low in the address to be recognized are connected to the lowest numbered A inputs of the address comparator and the system address lines that are high are connected to the highest numbered A inputs.

For example, assume the comparator is to enable a device when the 12-bit system address is:

A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 H H L L H H L L H H H H

Since the address contains 4 lows and 8 highs, the following connections are made.


P3 to 0 V, P2 to VCC, P1 to 0 V, and P0 to 0 V.

System address lines A9, A8, A5, and A4 to comparator inputs A1 through A4 in any convenient order.

The remaining eight system address lines to comparator inputs A5 through A12 in any convenient order.

The output provides an active-low enabling signal.

The following circuit is a register bank decoder that examines the 14 most significant bits (A0 through A13) of a 20-bit address to select banks corresponding to the hex addresses 10000, 10040, 10080, and 10000.



REGISTER BANK DECODER