

The PDSP16330 is a high speed digital CMOS IC that converts Cartesian data (Real and Imaginary) into Polar form (Magnitude and Phase), at rates up to 20MHz. Cartesian 16+16 bit 2's complement or Sign-Magnitude data is converted into 16 bit Phase format. The Magnitude output may be scaled in amplitude by powers of 2. The Phase output represents a full  $2 \times \pi$  field to eliminate phase ambiguities.

Polyimide is used as an inter-layer dielectric and as glassivation.

The PDSP16330 is offered in three speed grades: a basic 10MHz part (PDSP16330), a 20MHz version (PDSP16330A) and a 25MHz version (PDSP16330). A MIL-STD-883 version is also detailed in a separate datasheet.

### FEATURES

- 25MHz Cartesian to Polar Conversion
- 16-Bit Cartesian Inputs
- 16-Bit Magnitude Output
- 12-Bit Phase Output
- 2's Complement or Sign-Magnitude Input Formats
- Three-state Outputs and Independent Data Enables Simplify System Interfacing
- Magnitude Scaling Facility with Overflow Flag
- Less than 400 mW Power Dissipation at 10MHz
- 84-pin PGA or 100 pin QFP Package or 84 LCC

### APPLICATIONS

- Digital Signal Processing
- Digital Radio
- Radar Processing
- Sonar Processing
- Robotics

### ORDERING INFORMATION

#### Commercial (0°C to +70°C)

PDSP16330A CO AC (20MHz - PGA Package)  
 PDSP16330B CO AC (25MHz - PGA Package)

#### Industrial (-40°C to +85°C)

PDSP16330A BO AC 20MHz - PGA Package  
 PDSP16330A/IG/GC1R 20MHz - GC Package  
 PDSP16330B BO AC 25MHz - PGA Package

#### Military (-55°C to +125°C)

PDSP16330A AO AC 20MHz - PGA Package  
 PDSP16330/MC/GC1R 10MHz - GC Package  
 Mil 883C Screened




Fig.1 Pin connections - bottom view (PGA)




Fig.2 Pin connections - QFP Package

### ASSOCIATED PRODUCTS

**PDSP16112** 16 X 12 Complex Multiplier  
**PDSP16116** 16 X 16 Complex Multiplier  
**PDSP16318** Complex Accumulator  
**PDSP16350** I/Q Splitter and NCO  
**PDSP16510A** Stand Alone FFT Processor




Fig.2 Block diagram

**FUNCTIONAL DESCRIPTION**

The PDSP16330 converts incoming Cartesian Data into the equivalent Polar Values. The device accepts new 16 + 16 bit complex data every cycle, and delivers a 16 bit + 12 bit Polar equivalent after 24 clock cycles. The input data can be in 2s' Complement or Sign Magnitude format selected via the FORM input. The output is in a magnitude format for both the Magnitude output and the Phase. Phase data is zero for data with a zero Y input and positive X, and is 400 hex for zero X data and positive Y, is 800 hex for zero Y data and negative X, and is C00 hex for zero X and negative Y. The LSB weighting (bit 0) is  $2 \times \pi/4096$  radians. The 16 bit Magnitude result may be scaled by shifting one, two, or three places in the more significant direction, effectively multiplying the Magnitude result by 2,4 or 8 respectively. Any of these shifts can under certain conditions cause an invalid result to be output from the device. Under these circumstances the OVR output will become active. The PDSP16330 has independent clock enables and three state output controls for all ports.

**FORM**

This input selects the format of the X and Y input data. A low level on FORM indicates that the Input data is twos' complement format (Note: input data 8000 hex is not valid in 2s' complement mode). This input refers to the format of the current Input data and may be changed on a per cycle basis if desired. The level of FORM is latched at the same time as the data to which it refers.

**S1-0**

These inputs select the scaling factor to be applied to the Magnitude output. They are latched by the rising edge of CLK and determine the scaling of the output in the cycle after they are loaded into the device. The scale factor applied is determined by the table. Should the scaling factor applied cause an invalid Magnitude result to be output on the M Port, then the OVR Flag will become active for the period that the M Port output is invalid.

S1	S0	Scaling Factor
0	0	x1
0	1	x2
1	0	x4
1	1	x8

The output number range is from 0 to 2 when the scaling factor is set at x1.

**PIN DESCRIPTIONS**

Symbol	Pin Name and Description
CLK	<b>Clock:</b> Common Clock to device Registers. Register contents change on the rising edge of clock. Both pins must be connected.
CEX	<b>Clock Enable:</b> Clock Enable for X Port. The clock to the X port is enabled by a low level.
CEY	<b>Clock Enable:</b> Clock Enable for Y Port The clock to the Y port is enabled by a low level.
X15-X0	<b>X Data Input</b> Data presented to this input is loaded into the device by the rising edge of CLK. X15 is the MSB
Y15-Y0	<b>Y Data Input</b> Data presented to this input is loaded into the device by the rising edge of CLK. Y15 is the MSB
M15-M0	<b>M Data Output:</b> Magnitude data generated by the device is output on this port. Data changes on the rising edge of CLK, M15 is the MSB. The weighting of M15 is determined by the Scale factor selected .
P11-P0	<b>P Data Output:</b> Phase data generated by the device is output on this port. Data changes on the rising edge of CLK, P11 is the MSB. The weighting of P11 is $\pi$ radians.
OEM	<b>Output Enable:</b> Output Enable for M Port. The M Port is in a high impedance state when this input is high.
OEP	<b>Output Enable:</b> Output Enable for P Port. The P Port is in a high impedance state when this input is high.
FORM	<b>Format Select</b> This input selects the format of the Cartesian Data input on the X and Y ports. This input is latched by the rising edge of CLK, and is applied at the same time as the data to which it refers. A low level indicates that two's complement data is applied, a high indicates Sign-Magnitude
S1-S0	<b>Scaling Control:</b> Control input for scaling of Magnitude Data. This input is latched by the rising edge of CLK, and determines the scaling to be applied to the Magnitude result. The Scaling is applied to the output data in the cycle following the cycle in which the control was latched.
OVR	<b>Overflow:</b> Overflow flag. This signal becomes active if the scaling currently selected causes an invalid value to be presented to the Magnitude output.
Vcc	<b>+5V supply.</b> All Vcc pins must be connected.
GND	<b>0V supply.</b> All GND pins must be connected.

**INPUT DATA RANGE**

2's Complement	Sign Magnitude
7FFF	7FFF
.	.
.	.
.	.
0001	0001
0000	0000
FFFF	8000
.	.
.	.
.	.
8001	FFF

**PDSP16330/A/B**

**PIN FUNCTION**

Pin No. AC	GC	Function	Pin No. AC	GC	Function	Pin No. AC	GC	Function
F3	91	M7	L9	23	YO	A9	59	X1
G3	92	M6	L10	24	$\overline{CEY}$	B8	60	X2
G1	93	M5	K9	25	CLK	A8	61	X3
G2	94	M4	L11	26	V <sub>cc</sub>	B6	62	X4
F1	95	M3	K10	31	GND	B7	63	X5
H1	96	M2	J10	32	GND	A7	64	X6
H2	97	M1	K11	33	GND	C7	65	X7
J1	98	M0	J11	34	GND	C6	66	X8
K1	99	S0	H10	35	GND	A6	67	X9
J2	100	S1	H11	36	GND	A5	68	X10
L1	1	GND	F10	37	GND	B5	69	X11
K2	6	V <sub>cc</sub>	G10	38	$\overline{OEP}$	C5	70	X12
K3	7	FORM	G11	39	P0	A4	71	X13
L2	8	Y15	G9	40	P1	B4	72	X14
L3	9	Y14	F9	41	P2	A3	73	X15
K4	10	Y13	F11	42	P3	A2	74	CLK
L4	11	Y12	E11	43	P4	B3	75	OVR
J5	12	Y11	E10	44	P5	A1	76	V <sub>cc</sub>
K5	13	Y10	E9	45	P6	B2	81	GND
L5	14	Y9	D11	46	P7	C2	82	$\overline{OEM}$
K6	15	Y8	D10	47	P8	B1	83	M15
J6	16	Y7	C11	48	P9	C1	84	M14
J7	17	Y6	B11	49	P10	D2	85	M13
L7	18	Y5	C10	50	P11	D1	86	M12
K7	19	Y4	A11	51	GND	E3	87	M11
L6	20	Y3	B10	52	V <sub>cc</sub>	E2	88	M10
L8	21	Y2	B9	57	$\overline{CEX}$	E1	89	M9
K8	22	Y1	A10	58	X0	F2	90	M8

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):** T<sub>amb</sub> (Commercial) = 0°C to + 70°C, T<sub>amb</sub> (Industrial) = -40°C to + 85°C  
V<sub>cc</sub> (Commercial) = 5.0V ± 5%, V<sub>cc</sub> (Industrial and Military) = 5.0V ± 1%, GND = 0V

**STATIC CHARACTERISTICS**

Characteristic	Symbol	Value			Units	Sub-group	Conditions
		Min.	Typ.	Max.			
* Output high voltage	V <sub>OH</sub>	2.4			V	1,2,3	IOH = 3.2mA IOL=-3.2mA
* Output low voltage	V <sub>OL</sub>			0.6	V	1,2,3	
* Input high voltage (CMOS)	V <sub>IH</sub>	3.0			V	1,2,3	Inputs $\overline{CEX}$ , $\overline{CEY}$ and CLK only Inputs $\overline{CEX}$ , $\overline{CEY}$ and CLK only
* Input low voltage (CMOS)	V <sub>IL</sub>			1.0	V	1,2,3	
* Input high voltage (TTL)	V <sub>IH</sub>	2.2			V	1,2,3	All other inputs
* Input low voltage (TTL)	V <sub>IL</sub>			0.8	V	1,2,3	
* Input leakage current (Note 1 )	I <sub>IL</sub>	-10		+ 120	µA	1,2,3	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
† Input capacitance	C <sub>IN</sub>		10		pF		
* Output leakage current	I <sub>oz</sub>	-50		+ 50	µA	1,2,3	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
† Output SC current	I <sub>OS</sub>	-50		230	mA		V <sub>cc</sub> = Max

**NOTES**

1. All inputs except clock inputs have high value pull-down resistors
2. All parameters marked \* are tested during production. Parameters marked † are guaranteed by design and characterisation.

**SWITCHING CHARACTERISTICS**

Characteristic	Value						Units	Conditions	
	PDSP16330		PDSP16330A		PDSP16330B				
	Min.	Max.	Min.	Max.	Min.	Max.			
† Input data setup to clock rising edge	15		12		12		ns	2 x LSTTL + 20pF	
† Input data Hold after clock rising edge	2		2		2		ns		
† CEX, CEY Setup to clock rising edge	30		12		12		ns		
† CEX, CEY Hold after clock rising edge	0		0		0		ns		
† FORM, S1:0 Setup to clock rising edge	15		12		12		ns		
† FORM, S1:0 Hold after clock rising edge	7		2		2		ns		
† Clock rising edge to valid data	5	40	5	25	5	25	ns		
* Clock period	100		50		40		ns		
† Clock high time	25		15		15		ns		
† Clock low time	25		15		15		ns		
† Latency	24	24	24	24	24	24	cycles		
† OEM, OEP low to data high data valid		30		25	25		ns		2 x LSTTL + 20pF
† OEM, OEP low to data low data valid		30		25	25		ns		2 x LSTTL + 20pF
† OEM, OEP high to data high impedance		30		25	25		ns		2 x LSTTL + 20pF
† OEM, OEP low to data high impedance		30		25	25		ns		2 x LSTTL + 20pF
† Vcc current (TTL input levels)		110		180	225		mA	V <sub>CC</sub> = Max Outputs unloaded Clock freq. = Max	
† Vcc current (CMOS input levels)		70		120	150		mA	V <sub>CC</sub> = Max Outputs unloaded Clock freq. = Max	

**NOTES**

1. LSTTL is equivalent to I<sub>OH</sub> = 20µA, I<sub>OL</sub> = -0.4mA
2. Current is defined as negative into the device
3. CMOS input levels are defined as: V<sub>IH</sub> = V<sub>DD</sub> - 0.5V, V<sub>IL</sub> = +0.5V
4. All parameters marked \* are tested during production.  
Parameters marked † are guaranteed by design and characterisation.
5. All timings are dependent on silicon speed. This speed is tested by measuring clock period.  
This guarantees all other timings by characterisation and design.

**ABSOLUTE MAXIMUM RATINGS**

Supply voltage, V <sub>CC</sub>	-0.5V to + 7.0V
Input voltage, V <sub>IN</sub>	-0.5V to VCC + 0.5V
Output voltage, V <sub>our</sub>	-0.5V to VCC + 0.5V
Clamp diode current per pin, I <sub>K</sub> (see Note 2)	±18mA
Static discharge voltage (HMB), V <sub>STAT</sub>	500V
Storage temperature, T <sub>stg</sub>	-65°C to + 150°C
Ambient temperature with power applied T <sub>amb</sub> :	
Commercial	0°C to + 70°C
Industrial	-40°C to + 85°C
Military	-55 °C to + 125°C
Package power dissipation P <sub>TOT</sub>	1200mW
Junction temperature	150°C

**THERMAL CHARACTERISTICS**

Package Type	θ <sub>JC</sub> °C/W	θ <sub>JA</sub> °C/W
AC	12	36
GC	12	35

**NOTES**

1. Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.
2. Maximum dissipation or 1 second should not be exceeded; only one output to be tested at any one time.
3. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.






Fig.3 Three state delay measurement load



Symbol	Control Dimensions in inches		Altern. Dimensions in millimetres	
	MIN	MAX	MIN	MAX
A	0.165	0.180	4.19	4.57
A1	0.090	0.120	2.29	3.05
A2	0.059	0.080	1.57	2.11
A3	0.042	0.056	1.07	1.42
A4	0.020	—	0.51	—
D	1.185	1.195	30.10	30.35
D1	1.150	1.158	29.21	29.41
D2	0.541	0.569	13.74	14.45
E	1.185	1.195	30.10	30.35
E1	1.150	1.158	29.21	29.41
E2	0.541	0.569	13.74	14.45
B	0.026	0.032	0.66	0.81
b	0.013	0.021	0.33	0.53
e	0.050	BSC	1.27	BSC
Pin features				
ND	21			
NE	21			
N	84			
Note	Square			
Conforms to JEDEC MS-018AF Iss. A				

Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982
2. Dimensions D1 and E1 do not include mould protrusions. Allowable mould protrusion is 0.010" per side. Dimensions D1 and E1 include mould protrusion mismatch and are determined at the parting line, that is D1 and E1 are measured at the extreme material condition at the upper or lower parting line.
3. Controlling dimensions in Inches.
4. "N" is the number of terminals.
5. Not To Scale
6. Dimension R required for 120° minimum bend.

ISSUE	1	2			
ACN	5958	207471			
DATE	15AUG94	10SEP99			
APPD.					



MITEL SEMICONDUCTOR

Title: Package Outline for  
84 Lead PLCC


Drawing Number

GPD00006

BOND PAD NUMBER	Goes to Pin No. on Matrix		BOND PAD NUMBER	Goes to Pin No. on Matrix		BOND PAD NUMBER	Goes to Pin No. on Matrix	
1	B	2	31	K	6	61	B	11
2	C	2	32	J	6	62	C	10
3	B	1	33	J	7	63	A	11
4	C	1	34	L	7	64	B	10
5	D	2	35	K	7	65	B	9
6	D	1	36	L	6	66	A	10
7	E	3	37	L	8	67	A	9
8	E	2	38	K	8	68	B	8
9	E	1	39	L	9	69	A	8
10	F	2	40	L	10	70	B	6
11	F	3	41	K	9	71	B	7
12	G	3	42	L	11	72	A	7
13	G	1	43	K	10	73	C	7
14	G	2	44	J	10	74	C	6
15	F	1	45	K	11	75	A	6
16	H	1	46	J	11	76	A	5
17	H	2	47	H	10	77	B	5
18	J	1	48	H	11	78	C	5
19	K	1	49	F	10	79	A	4
20	J	2	50	G	10	80	B	4
21	L	1	51	G	11	81	A	3
22	K	2	52	G	9	82	A	2
23	K	3	53	F	9	83	B	3
24	L	2	54	F	11	84	A	1
25	L	3	55	E	11			
26	K	4	56	E	10			
27	L	4	57	E	9			
28	J	5	58	D	11			
29	K	5	59	D	10			
30	L	5	60	C	11			



Symbol	Altern. Dimensions in millimetres		Control Dimensions in inches	
	MIN	MAX	MIN	MAX
H	3.35	4.14	0.132	0.163
H1	1.93	2.39	0.076	0.094
H2	1.14	1.40	0.045	0.055
D	27.64	28.24	1.088	1.112
D1	1.14	1.40	0.045	0.055
D2	0.41	0.51	0.016	0.020
E	27.64	28.24	1.088	1.112
e	2.54		0.100	
I1	4.45	4.70	0.175	0.185
Pin features				
N	84			
ND	---			
NE	---			
NOTE	---			



**NOTES:**

- GOLD PLATING 60U INCHES MIN THICKNESS OVER 100U INCHES NOMINAL THICKNESS OF NICKEL UNLESS OTHERWISE SPECIFIED IN PURCHASE ORDER
- LEAD RESISTANCE:  
PIN NO. 11,32,53,74--0.250 MAX.  
ALL OTHERS-----0.50 MAX.
- SEAL RING & DIE ATTACH METALLIZED AREAS TO BE FLOATING
- INDEX MARK INDICATES A1 REF CORNER & CAN BE ANY SHAPE
- PLATING BARS CAN APPEAR IN VARIOUS POSITIONS & SHOULD NOT BE USED FOR ORIENTATION PURPOSES
- This drawing supersedes 418/ED/39506/002 issue 3

© Mitel 1999 All rights reserved.

ORIGINATING SITE: Swindon

ISSUE	1				
ACN	207473				
DATE	13SEP99				
APPRD.					

MITEL SEMICONDUCTOR

Title:  
Outline Drawing for  
84 PGA (AC)

Drawing Number  
GPD00603





<http://www.mitelsemi.com>

**World Headquarters - Canada**

Tel: +1 (613) 592 2122

Fax: +1 (613) 592 6909

**North America**

Tel: +1 (770) 486 0194

Fax: +1 (770) 631 8213

**Asia/Pacific**

Tel: +65 333 6193

Fax: +65 333 6192

**Europe, Middle East,  
and Africa (EMEA)**

Tel: +44 (0) 1793 518528

Fax: +44 (0) 1793 518581

**South America**

Tel/Fax: +55 (48) 225 2061

Preliminary and Advance Data/Information: Some datasheets carry the designation "Preliminary" or "Advance". Preliminary Information represents the design objective for a device type in development and may be revised without notice before the device reaches production. Advance Information is intended for design guidance purposes and refers to a device type in early production where device characterization is ongoing and information is still subject to change without notice. Current information on the status of Preliminary or Advance programs may be obtained from Mitel Sales Offices, Representatives or Distributors.

Information relating to products and circuits ("Product") furnished herein by Mitel Corporation or its subsidiaries ("Mitel") is believed to be reliable. However, Mitel assumes no liability for errors that may appear in this document, or for liability otherwise arising from the application or use of any such information or Product or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or the purchase of Product conveys any license, either expressed or implied, under patents or other intellectual property rights owned by Mitel or licensed from third parties by Mitel, whatsoever. Purchasers of Products are also hereby notified that the use of Product in certain ways or in combination with Mitel or non-Mitel furnished goods or services may infringe patents or intellectual property rights owned by Mitel. The Products, their specifications and the information appearing in the document are subject to change by Mitel without notice.

M Mitel (design) and ST-BUS are registered trademarks of MITEL Corporation

Mitel Semiconductor is an ISO 9001 Registered Company

© Copyright MITEL 1999

All Rights Reserved

TECHNICAL DOCUMENTATION – NOT FOR RESALE

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners.