

February 1985

OBJECTIVE
SPECIFICATIONS

Monostable Multivibrators with Schmitt-Trigger Inputs

Features

- Schmitt-trigger for slow input transitions
- Internal timing resistor
- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5\text{V}$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:
74HCTLS: -40°C to $+85^{\circ}\text{C}$
54HCTLS: -55°C to $+125^{\circ}\text{C}$

Description

These multivibrators feature dual negative-transition-triggered inputs and a single positive-transition-triggered input which can be used as an inhibit input. Complementary output pulses are provided.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry for the B input allows jitter-free triggering from inputs with transition rates as slow as 1 volt/second, providing the circuit with excellent noise immunity.

Once fired, the outputs are independent of further transitions of the inputs and are a function only of the timing components. Input pulses may be of any duration relative to the output pulse. Output pulse length may be varied from 40 nanoseconds to 28 seconds by choosing appropriate timing components. With no external timing components (i.e., R_{INT} connected to V_{CC} , C_{EXT} and R_{EXT}/C_{EXT} open), an output pulse of typically 30 or 35 nanoseconds is achieved which may be used as a d-c triggered reset signal.


Pulse width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.

Jitter-free operation is maintained over the full temperature and V_{CC} ranges for more than six decades of timing capacitance (10 pF to 10 μF) and more than one decade of timing resistance (2 k Ω to 40 k Ω). Throughout these ranges, pulse width is defined by the relationship $t_{W(OUT)} = C_{EXT}R_T \ln 2 \approx 0.7 C_{EXT}R_T$. In circuits where pulse cut-off is not critical, timing capacitance up to 1000 μF and timing resistance as low as 1.4 k Ω may be used. Also, the range of jitter-free output pulse widths is extended if V_{CC} is held to 5 volts and free-air temperature is 25 $^{\circ}\text{C}$. Duty cycles as high as 90% are achieved when using maximum recommended R_T . Higher duty cycles are available if a certain amount of pulse-width jitter is allowed.

Fabricated using Zytrex's proprietary ICE-MOS process, these devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Pin Configuration




0080-1

Function Table

| Inputs | | | Outputs | |
|--------|----|---|---------|----|
| A1 | A2 | B | Q | Q̄ |
| L | X | H | L | H |
| X | L | H | L | H |
| X | X | L | L | H |
| H | H | X | L | H |
| H | ↓ | H | ⎓ | ⎓ |
| ↓ | H | H | ⎓ | ⎓ |
| ↓ | ↓ | H | ⎓ | ⎓ |
| L | X | ↑ | ⎓ | ⎓ |
| X | L | ↑ | ⎓ | ⎓ |

Functional Diagram



0080-2

- Notes:**
1. An external capacitor may be connected between C_{EXT} (positive) and R_{EXT}/C_{EXT}.
 2. To use the internal timing resistor, connect R_{INT} to V_{CC}. For improved pulse width accuracy and repeatability, connect an external resistor between R_{EXT}/C_{EXT} and V_{CC} with R_{INT} open circuited.