

**Signetics**

Document No.	853-0615
ECN No.	99490
Date of issue	January 8, 1990
Status	Product Specification
FAST Products	

# FAST 74F835 Shift Register

**8-Bit Shift Register with 2:1 Mux-In, Latched "B" Inputs, and Serial Out**

**FEATURES**

- Specifically designed for Video applications
- Combines the 'F373, two 'F157s, and the 'F166 functions in one package
- Interleaved loading with 2:1 mux
- Dual 8-bit Parallel Inputs
- Transparent Latch on all "B" inputs
- Guaranteed Serial Shift Frequency to 100MHz
- Expandable to 16-bits or more with serial input

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
74F835	150MHz	45mA

**ORDERING INFORMATION**

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
24-Pin Plastic Slim DIP (300 mil)	N74F835N
24-Pin Plastic SOL	N74F835D

**DESCRIPTION**

The 74F835 is a high speed 8-bit parallel/serial-in, serial-out shift register whose parallel inputs have been connected to an internal octal two-to-one multiplexer with all the 'B' inputs connected to an octal latch.

This 24 pin part is specifically designed for video bit shifting, where interleaved loading is desired and parts count is critical. However, and it is useful in any design where a 2:1 mux input with a transparent latch is needed.


**INPUT AND OUTPUT LOADING AND FAN-OUT TABLE**

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$D_{0A} - D_{7A}$	Parallel data inputs	1.0/1.0	20 $\mu$ A/0.6mA
$D_{0B} - D_{7B}$	Latched Parallel data inputs	1.0/1.0	20 $\mu$ A/0.6mA
$D_S$	Serial data input	1.0/1.0	20 $\mu$ A/0.6mA
CP	Shift Register Clock input (active rising edge)	1.0/1.0	20 $\mu$ A/0.6mA
$S\bar{A}/B$	Mux Select	1.0/1.0	20 $\mu$ A/0.6mA
LE	Latch Enable input (for B inputs)	1.0/1.0	20 $\mu$ A/0.6mA
$\bar{P}E$	Parallel Enable input	1.0/1.0	20 $\mu$ A/0.6mA
$Q_7$	Output	50/33	1.0mA/20mA


**NOTE:**

One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


**PIN CONFIGURATION**



**LOGIC SYMBOL**



**LOGIC SYMBOL (IEEE/IEC)**



# Shift Register

FAST 74F835

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>		LIMITS			UNIT	
				Min	Typ <sup>2</sup>	Max		
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	±10%V <sub>CC</sub>	2.5			V	
		V <sub>IH</sub> = MIN, I <sub>OH</sub> = MAX	±5%V <sub>CC</sub>	2.7	3.4		V	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	±10%V <sub>CC</sub>		0.30	0.50	V	
		V <sub>IH</sub> = MIN, I <sub>OL</sub> = MAX	±5%V <sub>CC</sub>		0.30	0.50	V	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>			-0.73	-1.2	V	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				100	μA	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V				20	μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V				-0.6	mA	
I <sub>OS</sub>	Short circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX				-60	-150	mA
I <sub>CC</sub>	Supply current (total)	V <sub>CC</sub> = MAX				45	65	mA

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT
			T <sub>A</sub> = +25°C			T <sub>A</sub> = 0°C to +70°C			
			Min	Typ	Max	Min	Max		
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	130	150		100		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>7</sub> (Load)	Waveform 1	5.0 5.0	7.0 7.0	9.5 9.5	5.0 5.0	10.0 10.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>7</sub> (Shift)	Waveform 1	5.0 5.0	7.0 7.0	9.5 9.5	5.0 5.0	10.0 10.0	ns	

# Shift Register

FAST 74F835

## AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS				UNIT	
			T <sub>A</sub> = +25°C V <sub>CC</sub> = 5V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = 5V ±10% C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			
			Min	Typ	Max	Min		Max
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time D <sub>nA</sub> or D <sub>nB</sub> to CP	Waveform 2	3.5			3.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time D <sub>nA</sub> or D <sub>nB</sub> to CP	Waveform 2	1.0			1.5		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time D <sub>S</sub> to CP	Waveform 2	1.0			1.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time D <sub>S</sub> to CP	Waveform 2	2.0			2.5		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time PE to CP	Waveform 2	3.5			4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time PE to CP	Waveform 2	0.0			0.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time D <sub>nB</sub> to LE	Waveform 2	0.0			0.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time D <sub>nB</sub> to LE	Waveform 2	3.0			4.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time SA/B to CP	Waveform 2	4.5			5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time SA/B to CP	Waveform 2	0.0			0.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock pulse width, High or Low	Waveform 1	4.5			5.5		ns
t <sub>w</sub> (H)	Latch Enable pulse width, High	Waveform 1	4.5			5.0		ns

## AC WAVEFORMS

