

December 1992

#### DESCRIPTION

The SSI 73K221 is a highly integrated single-chip modem IC which provides the functions needed to construct a CCITT V.22 and V.21 compatible modem. capable of 1200 or 0-300 bit/s full-duplex operation over dial-up lines. The SSI 73K221 is an enhancement of the SSI 73K212 single-chip modem with performance characteristics suitable for European and Asian telephone systems. The SSI 73K221 produces either 550 or 1800 Hz guard tone, recognizes and generates a 2100 Hz answer tone, and allows V.21 for 300 Hz FSK operation. The SSI 73K221 integrates analog. digital, and switched-capacitor array functions on a single substrate, offering excellent performance and a high level of functional integration in a single 28- or 22-pin DIP configuration. The SSI 73K221L, low power version of the SSI 73K221 provides identical performance and features, but operates from a single +5 volt supply with substantially lower power consumption.

The SSI 73K221 includes the DPSK and FSK modulator/demodulator functions, call progress and handshake tone monitor test modes, and a tone generator capable of producing DTMF, answer and 550 or 1800 Hz guard tone. This device supports V.22 (except mode v) and V. 21 modes of operation,

(Continued)

#### **FEATURES**

- One-chip CCITT V.22 and V.21 standard compatible modern data pump
- Full-duplex Operation at 0-300 bit/s (FSK) or 600 and 1200 bit/s (DPSK)
- Pin and software compatible with other SSI K-Series 1-chip modems
- Interfaces directly with standard microprocessors (8048, 80C51 typical)
- Serial (22-pin DIP) or parallel (28-pin DIP) microprocessor bus for control
- Serial port for data transfer
- Both synchronous and asynchronous modes of operation
- Call progress, carrier, precise answer tone (2100 Hz), and long loop detectors
- DTMF, and 550 or 1800 Hz guard tone generators
- Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit patterns
- Precise automatic gain control allows 45 dB dynamic range
- Space efficient 22- or 28-pin DIP packages
- CMOS technology for low power consumption using 30 mW @ 5V or 180 mW @ 12V
- Single +5 volt (73K221L) or +12 volt (73K221) versions

#### **BLOCK DIAGRAM PIN DIAGRAM** DTMF & CLK [ GND 8.80 GENERATORS XTL1 RXA FSK MODULATOR/ DEMODULATOR XTL2 3 FOR VREE ADO [ -O TX4 READ CONTROL FI TER RESET AD1 CONTROL ISET RECEIVE -CI RXA STATUS AD2 RXCLK DEMODULATOR AD3 22 RXD AD4 TXD DIALING AD5 20 CS TESTS: ALB, DLB AD6 19 DEXCLK TXD C ADLB PATTERNS AD7 18 🛮 TXCLK ALF [ INT CLOCK WR POWER TYA RD VDD Z K C K S P S S CAUTION: Use handling procedures necessary for a static sensitive component.

### **DESCRIPTION** (Continued)

allowing both synchronous and asynchronous communications. The SSI 73K221 is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular one-chip microprocessors (80C51 typical) for control of modern functions through its 8-bit multiplexed address/data bus or alternatively via the serial control bus. An ALE control line simplifies address demultiplexing. Data communications occurs through a separate serial port only.

The SSI 73K221 is ideal for use in either free standing or integral system modem products where full-duplex 1200 bit/s data communications over the 2-wire switched telephone network is desired. Its high functionality, low power consumption and efficient packaging simplify design requirements and increase system reliability. A complete modem requires only the addition of the phone line interface, a control microprocessor, and RS-232 level converter for a typical system. The SSI 73K221 is part of Silicon Systems' K-Series family of pin and function compatible single-chip modem products. These devices allow systems to be configured for higher speeds and Bell or CCITT operation with only a single component change.

#### **OPERATION**

#### **ASYNCHRONOUS MODE**

Data transmission for the DPSK mode requires that data ultimately be transmitted in a synchronous fashion, The SSI 73K221 includes ASYNC/SYNC and SYNC/ASYNC converters which delete or insert stop bits in order to transmit data at a regular rate. In asynchronous mode the serial data comes from the TXD pin into the ASYNC/SYNC rate converter. The ASYNC/SYNC rate converter accepts the data provided on the TXD pin which normally must be 1200 or 600 bit/s +1.0%, - 2.5%. The rate converter will then insert or delete stop bits in order to output a signal which is 1200 or 600 bit/s ± .01%.

The serial data stream from the ASYNC/SYNC converter is passed through the data scrambler and onto the analog modulator. The data scrambler can be bypassed under processor control when unscrambled data must be transmitted. The ASYNC/SYNC rate converter and the data scrambler are bypassed in all FSK modes. If serial input data contains a break signal

through one character (including start and stop bits) the break will be extended to at least  $2 \cdot N + 3$  bits long (where N is the number of transmitted bits/character).

Serial data from the demodulator is passed first through the data descrambler and then through the SYNC/ASYNC rate converter. The SYNC/ASYNC convertor will reinsert any deleted stop bits and transmit output data at an intra-character rate (bit-to-bit timing) of no greater than 1219 bit/s. An incoming break signal (low through two characters) will be passed through without incorrectly inserting a stop bit.

The SYNC/ASYNC converter also has an extended overspeed mode which allows selection of an output range of either +1% or +2.3%. In the extended overspeed mode, stop bits are output at 7/8 the normal width.

#### SYNCHRONOUS MODE

The CCITT V.22 standard defines synchronous operation at 600 and 1200 bit/s. The Bell 212A standard defines synchronous operation only at 1200 bit/s. Operation is similar to that of the asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived signal in internal mode and is connected internally to the RXCLK pin in slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The ASYNC/SYNC converter is bypassed when synchronous mode is selected and data is transmitted at the same rate as it is input.

### DPSK MODULATOR/DEMODULATOR

The SSI 73K221 modulates a serial bit stream into dibit pairs that are represented by four possible phase shifts as prescribed by the V.22 standard. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire telephone line. Transmission occurs on either a 1200 Hz (originate mode) or 2400 Hz carrier (answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into di-bits and converted back to a serial bit stream. The demodulator also recovers the clock which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (answer mode or ALB

originate mode) or a 2400 Hz carrier (originate mode or ALB answer mode). The SSI 73K221 uses a phase locked loop coherent demodulation technique for optimum performance.

#### FSK MODULATOR/DEMODULATOR

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. V.21 mode uses 980 and 1180 Hz (originate, mark and space) or 1650 and 1850 Hz (answer, mark and space). Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are bypassed in the V.21 mode.

#### **PASSBAND FILTERS AND EQUALIZERS**

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals in the receive channel. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal. The transmit signal filtering approximates a 75% square root of raised Cosine frequency response characteristic.

#### AGC

The automatic gain control maintains a signal level at the input to the demodulators which is constant to within 1 dB. It corrects quickly for increases in signal which would cause clipping and provides a total dynamic range of >45 dB.

#### **PARALLEL BUS INTERFACE**

Four 8-bit registers are provided for control, optionselect and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as four consecutive memory locations. Two control registers and the tone register are read/write memory. The detect register is read only and cannot be modified except by modem response to monitored parameters.

#### SERIAL COMMAND INTERFACE

The serial command mode allows access to the SSI 73K221 control and status registers via a serial command port (22-pin version only). In this mode the A0 , A1 and A2 lines provide register addresses for data passed through the data pin under control of the  $\overline{RD}$  and  $\overline{WR}$  lines. A read operation is initiated when the  $\overline{RD}$  line is taken low. The first bit is available after  $\overline{RD}$  is brought low and the next seven cycles of EXCLK will then transfer out the remaining seven bits of the selected address LSB first. A write takes place by shifting in eight bits of data LSB first for eight consecutive cycles of EXCLK.  $\overline{WR}$  is then pulsed low and data transferred into the addressed register on the rising edge of  $\overline{WR}$ .

#### SPECIAL DETECT CIRCUITRY

The special detect circuitry monitors the received analog signal to determine status or presence of carrier, call-progress tones, answer tone and weak received signal (long loop condition). An unscrambled mark signal is also detected when the received data out of the DPSK demodulator before the descrambler has been mark for 165.5 ms  $\pm$  6.5 ms minimum. The appropriate detect register bit is set when one of these conditions changes and an interrupt is generated for all conditions except long loop. The interrupts are disabled (masked) when the enable interrupt bit is set to 0.

#### **DTMF GENERATOR**

The DTMF generator will output one of 16 standard tone pairs determined by a 4-bit binary value and TX DTMF mode bit previously loaded into the tone register. Tone generation is initiated when the DTMF mode is selected using the tone register and the transmit enable (CR0 bit D1) is changed from 0 to 1.

### **PIN DESCRIPTION**

### **POWER**

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
GND	28	1	I	System Ground.
VDD	15	11	l	Power supply input, 12V +10%, -20% (or 5V ±10%). Bypass with .1 and 22 μF capacitors to ground.
VREF	26	21	0	An internally generated reference voltage. Bypass with .1 µF capacitor to GND.
ISET	24	19	I	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 M $\Omega$ resistor. ISET should be bypassed to GND with a .1 $\mu$ F capacitor.

### PARALLEL MICROPROCESSOR INTERFACE

			_	
ALE	12	-	I	Address latch enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on $\overline{\text{CS}}$ .
AD0-AD7	4-11	-	I/O	Address/data bus. These bidirectional tri-state multi- plexed lines carry information to and from the internal control registers.
CS	20	-	ı	Chip select. A low on this pin during the falling edge of ALE allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if CS (latched) is not active. The state CS is a latched on the falling edge of ALE.
CLK	1	2	0	Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 x the data rate for use as a baud rate clock in DPSK modes only. The pin defaults to the crystal frequency on reset.
INT	17	13	0	Interrupt. This open drain output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay low until the processor reads the detect register or does a full reset.
RD	14	-	ı	Read. A low requests a read of the SSI 73K221 internal registers. Data cannot be output unless both $\overline{\text{RD}}$ and the latched $\overline{\text{CS}}$ are active or low.
RESET	25	20	l	Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down permits power on reset using a capacitor to VDD.

### PIN DESCRIPTION (Continued)

### PARALLEL MICROPROCESSOR INTERFACE (Continued)

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
WR	13	-	ı	Write. A low on this pin informs the SSI 73K221 that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of WR. No data is written unless both WR and the latched CS are low.

#### SERIAL MICROPROCESSOR INTERFACE

A0-A2	-	5-7	ı	Register Address Selection. These lines carry register addresses and should be valid during any read or write operation.
DATA	-	8	1/0	Serial Control Data. Data for a read/write operation is clocked in or out on the falling edge of the EXCLK pin. The direction of data flow is controlled by the RD pin. RD low outputs data. RD high inputs data.
RD	-	10	I	Read. A low on this input informs the SSI 73K221 that data or status information is being read by the processor. The falling edge of the RD signal will initiate a read from the addressed register. The RD signal must continue for eight falling edges of EXCLK in order to read all eight bits of the referenced register. Read data is provided LSB first. Data will not be output unless the RD signal is active.
WR	_	9	I	Write. A low on this input informs the SSI 73K221 that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse WR low. Data is written on the rising edge of WR.

Note:

In the serial, 22-pin version, the pins AD0-AD7, ALE and  $\overline{CS}$  are removed and replaced with the pins; A0, A1, A2, DATA, and an unconnected pin. Also, the  $\overline{RD}$  and  $\overline{WR}$  controls are used differently.

The Serial Control mode is provided in the parallel control versions by tying ALE high and  $\overline{CS}$  low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become A0, A1 and A2, respectively.

### PIN DESCRIPTION (Continued)

### DTE USER INTERFACE

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
EXCLK	19	15	I	External Clock. This signal is used in synchronous transmission when the external timing option has been selected. In the external timing mode the rising edge of EXCLK is used to strobe synchronous DPSK transmit data applied to the TXD pin. Alternately used for serial control interface.
RXCLK	23	18	0	Receive Clock. The falling edge of this clock output is coincident with the transitions in the serial received data output. The rising edge of RXCLK can be used to latch the valid output data at RXD. RXCLK will be valid as long as a carrier is present in DPSK synchronous modes.
RXD	22	17	0	Received Digital Data Output. Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in synchronous mode. RXD will output constant marks if no carrier is detected.
TXCLK	18	14	0	Transmit Clock. This signal is used in DPSK synchronous transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the synchronization mode selection. In Internal Mode the clock is generated internally. In External Mode TXCLK is phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active.
TXD	21	16	1	Transmit Data Input. Serial data for transmission is applied to this pin. In synchronous modes, the data must be valid on the rising edge of the TXCLK. In asynchronous modes (1200/600 bit/s or 300 baud) no clocking is necessary. DPSK data must be 1200/600 bit/s +1%, -2.5% or +2.3%, -2.5% in extended overspeed mode.

### **ANALOG INTERFACE AND OSCILLATOR**

RXA	27	22	1	Received modulated analog signal input from the telephone line interface.
TXA	16	12	0	Transmit analog output to the telephone line interface.
XTL1 XTL2	2 3	3 4		These pins are for the internal crystal oscillator requiring an 11.0592 MHz parallel mode crystal. Load capacitors should be connected from XTL1 and XTL2 to Ground. XTL2 can also be driven from an external clock.

#### REGISTER DESCRIPTIONS

Four 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0 and A1 address lines in serial mode, or the AD0 and AD1 lines in parallel mode. In parallel mode AD0 and AD1 lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1


controls the interface between the microprocessor and the SSI 73K221 internal state. DR is a detect register which provides an indication of monitored modern status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output driver used in the modern initial connect sequence. All registers are read/write except for DR which is read only. Register control and status bits are identified below:

### **REGISTER BIT SUMMARY**

		ADDRESS				DATA BIT	NUMBER			
REGISTER		AD2 - AD0	D7	D6	D5	D4	D3	D2	D1	D0
CONTROL REGISTER 0	CRO	000	MODULATION OPTION		TRANSMIT MODE 3	TRANSMIT MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE
CONTROL REGISTER	CR1	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	BYPASS SCRAMBLER	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0
DETECT REGISTER	DR	010			RECEIVE DATA	UNSCR. MARKS	CARRIER DETECT	ANSWER TONE	CALL PROGRESS	LONG LOOP
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTROL	TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF3	DTMF2	DTMF1/ OVERSPEED	DTMF9/ GUARD/
CONTROL REGISTER 2	CR2	100				THESE RE	GISTER LOCATION	ONS ARE RESER	VED FOR	
CONTROL REGISTER 3	CR3	101				USEWIT	TH OTHER K-SER	HES FAMILY MEN	ABERS	
ID REGISTER	ID	110	Ю	ID	ID	ID				

NOTE: When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.

#### **REGISTER ADDRESS TABLE**



00XX=73K212, 322, 321 01XX=73K221, 302 10XX=73K222 1100=73K224 1110=73K324 1101=73K312

### **CONTROL REGISTER 0**

	D7	,	D6		D5			D4	D3	D2	D1	D0		
CR0 000	MOD! OPTI				ANSM ODE 3			NSMIT	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE		
BIT	١٥.		NAME		C	ואכ	DITIC	ОИ	DESCRIP	DESCRIPTION				
D0			Answei Originat		0				Selects an		ransmit in hig	h band, receive		
							1		Selects ori in high bar		(transmit in lo	w band, receive		
D1		Т	ransm	iit			0		Disables tr	ansmit output	t at TXA.			
			Enable	)		_	1		Note: TX E	ansmit output nable must be transmission	e set to 1 to allo	ow Answer Tone		
					D5	D4	D3	D2						
D5, D D2	04,D3,	T	ransm Mode		0	0	0	0		wer down modital interface.	de. All function	ns disabled		
					0	0	0	1	Internal synchronous mode. In this mode TXCLK internally derived 1200 Hz signal. Serial input appearing at TXD must be valid on the rising ed TXCLK. Receive data is clocked out of RXD of falling edge of RXCLK.					
					0	0	1	0	internal syl nally to EX	nchronous, bi	ut TXCLK is d	on is identical to connected inter- 01% clock must		
					0	0	1	1	Slave synchronous mode. Same operation as other synchronous modes. TXCLK is connected internally to the RXCLK pin in this mode.					
					0	1	0	0		PSK asynchro 6 data bits, 1		8 bits/character		
				İ	0	1	0	1		SK asynchro 7 data bits, 1		9 bits/character		
					0	1	1	0		SK asynchroi 8 data bits, 1		0 bits/character		
					0	1	1	1	Selects DPSK asynchronous mode - 11 bits/character (1 start bit, 8 data bits, Parity and 1 stop bit).					
					1	1	0	0	Selects FSK operation.					
D6							0		Not used; r	must be writte	n as a "0."			

### CONTROL REGISTER 0 (Continued)

	D7	,	D6		D5		D4	D3	D2	D1	D0	
CR0 000				ANSMIT TRANSMIT DDE 3 MODE 2				ANSWER/ ORIGINATE				
BIT	BIT NO. NA		NAME		CON	DITION		DESCRIPTION				
			-	-	D.	7 D5	D4	Selects:				
D7	Modulation		0	0	Х	DPSK mod	de at 1200 bit	/s				
		Option 1 0 X		x	DPSK mod X = Don't d	de at 600 bit/s care	<b>5</b>					

### **CONTROL REGISTER 1**

		D7	ı	D6	D5	D4	D3	D2	D1	D0		
CR1 001	1	ANSMIT TRANSI TTERN PATTE 1 0		TERN DETECT		BYPASS SCRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0		
BIT NO	BIT NO. NAME		1E	CONDITION		DESCR	IPTION					
				D	1 D0							
D1, D0	D1, D0		lode	(	0 0	Selects	normal operat	ing mode.				
	, so Too moo		0 1				Analog loopback mode. Loops the transmitted analog signal back to the receiver, and causes the receiver to use the same center frequency as the transmitter. To squelch the TXA pin, transmit enable must be forced low.					
							1 0	looped	remote digita back to transr o a mark. Dat	nit data int	ernally, an	
					1 1		local digital lo RXD and cor					
D2		Res	et		0	Selects normal operation.						
	THE SEC		1		register	modem to p bits (CR0, CF of the CLK p cy.	R1, Tone) a	re reset to	zero. The			
D3	CLK Control (Clock Control)		0		Selects 11.0592 MHz crystal echo output at CLK pin.							
	(Olock Gorillon)			1	Selects 16 X the data rate, output at CLK pin in DPSK modes only.							

### CONTROL REGISTER 1 (Continued)

	D7		D6	D5	D4	D3	D2	D1	D0		
CR1 001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0		ENABLE DETECT INTER.	BYPASS SCRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0		
BIT NO	D. NA	NAME		NOITION	DESCR	IPTION					
D4	Byp Scrar			0		normal operat scrambler.	ion. DPSK	data is pas	sed		
				1		Scrambler Bround scramb					
D5	Enable Detect			0	Disables interrupt at INT pin.						
	Inter	rupt		1	with a ch tone and when the when T	INT output. An ange in status of call progresse TX enable bit X DTMF is a lift the device in the status of the device in the status of the sta	of DR bits s detect into t is set. Carr ctivated. A	D1-D4. The errupts are ier detect is interrupts	e answer masked masked s will be		
			D	7 D6							
D7, D6	1	Transmit Pattern			Selects normal data transmission as determined by the state of the TXD pin.				termined		
						) 1	Selects modem	an alternating testing.	mark/space	transmit p	attern for
			•	1 0	Selects a constant mark transmit pattern.						
				l 1	Selects	a constant spa	ace transmi	t pattern.			

### **DETECT REGISTER**

	D7	D6	D5		D4	D3	D2	D1	D0		
DR 010			- "   -		ISCR. IARK	CARR. DETECT	ANSWER TONE	CALL PROG.	LONG LOOP		
BIT NO.	). NAME		CONDITION		DES	CRIPTION					
D0	Lo	ng Loop	0		Indicates normal received signal.						
			1		Indicates low received signal level.						
D1	Call	Progress	0		No call progress tone detected.						
		Detect	1		prog	ress detectio	ce of call pro in circuitry is a call progress	activated by			

### **DETECT REGISTER** (Continued)

	D7	D6	D5		D4 D3		D2	D1	D0		
DR 010			RECEIVE DATA		ISCR. ARK	CARR. DETECT	ANSWER TONE	CALL PROG.	LONG LOOP		
BIT NO		NAME	CONDITIO	N	DESCRIPTION						
D2	/	Answer	0		No	answer tone c	letected.				
		Tone Detect	1		Indicates detection of 2100 Hz answer tone. The device must be in originate mode for detection of answer tone.						
D3		Carrier	0	ļ	No carrier detected in the receive channel.			l			
		Detect	1			cates carrier nnel.	has been det	ected in the	ne received		
D4	Uns	scrambled	0		No	unscrambled	mark.				
		Mark	1		Indicates detection of unscrambled marks in the received data. This may be used in the V.22 connect sequence or for requesting a remote modern to configure itself for remote digital loopback. A valid indication means that unscrambled marks have been received for > 165.5 ± 6.5 ms.						
D5	F	Receive Data			Continuously outputs the received data stream. This data is the same as that output on the RXD pin, but it is not disabled when RXD is tri-stated.						
D6, D7					Not used.						

### **TONE REGISTER**

	D7	,	D6	D5		D4	D3	D2	D1	D0	
TR 011	RXI OUTF CON	TU	TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE	Т	RANSMIT DTMF	DTMF 3	DTMF 2	DTMF 1/ OVER- SPEED	DTMF 0/ GUARD	
BIT	NO.		NAME	CONDITION		DESCRIPTION					
				D6 D4 D	0	D0 inte	racts with	bits D6, D	5, and D4 as	s showп.	
D0			TMF 0/	X 1 >	(	Transr	nit DTMF t	ones.			
		Gu	ard Tone	X 0 0	)	Transr	nits 1800 H	iz guard to	ne.		
				X 0 1		Transr	nits 550 Hz	guard to	ne.		
				D4 D1		D1 interacts with D4 as shown.					
D1			TMF 1/	0 0	Asynchronous DPSK 1200 or 600 bit/s +1.0% - 2.					+1.0% - 2.5%	
				0 1		Asynchronous DPSK 1200 or 600 bit/s +2.3% -				+2.3% -2.5%.	

### TONE REGISTER (Continued)

	D7	,	D6			D5	5		D4	D3		D2	T	D.	1	D0
TR 011	OUTF CON	TU	TRANSM GUARI TONE	)	Al		SMIT VER		TRANSMIT DTMF			R-	DTMF 0/ GUARD			
BIT	NO.		NAME		СО	NDI	TIO	N	DESC	RIPTION						
D3, [	02,	D	TMF 3, 2, 1, 0		D3 [	02	D1 I		Progra transm D1) is KEYB EQUIV	ms 1 of 16	IXT pone TO	OTM ding MF	Far is s CO	nd TX showi	enable n below TC	bit (CR0, bit
D4			ansmit			0			Disable	DTMF.						
			OTMF			1			Activates DTMF. The selected DTMF tones are transmitted continuously when this bit is high. TX DTMF overrides all other transmit functions. Modem must be in DPSK mode during DTMF transmission.					. TX DTMF em must be		
D5			ansmit			0			Disable	es answer	tone	ger	nera	tor.		
	Answer Tone 1			tone w	Enables answer tone generator. A 2100 Hz answer tone will be transmitted continuously when the Transmit Enable bit is set in CR0. The device must be in answer mode.					when the						

### TONE REGISTER (Continued)

	D7	,	D6	D5	D4	D3	D2	D1	D0			
TR 011	RXI OUTF CON	TU	TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF 3	DTMF 2	DTMF 1/ OVER- SPEED	DTMF 0/ GUARD			
BIT I	NO.		NAME	CONDITION	DESC	DESCRIPTION						
D6		T.	X Guard	0	Disabl	es guard to	ne genera	itor.				
		١,	ransmit ard Tone)	1		es guard to on of guar		tor (See D0	for			
D7			(D Output Control	0	Enable RXD.	Enables RXD pin. Receive data will be output on RXD.						
				1		Disables RXD pin. The RXD pin becomes a impedance with internal weak pull-up resistor.						

### **ID REGISTER**

	D7	7 D6			D	5		D4	D3	D2	D1	D0
ID 110	ID		ID	ID ID		ID						
BIT	NO.	N	AME	C	OND	ITIO	N	DE	SCRIPTION			
				D7	D6	D5	D4	Indi	icates Device	ə:		
D7, [	D6, D5	D	evice	0	0	Χ	Х	SSI	73K212(L),	73K321L or	73K322L or	73K321L
D4	·	Iden	tification	0	1	Χ	Χ	SSI	73K221(L)	or 73K302L		
		Sig	nature	1	0	Χ	Χ	SS	73K222(L)	or 73K321L		
				1	1	0	0	SS	73K224L			
				1	1	1	0	SS	73K324L			
				1	1	0	1	SS	I 73K312L			

### **ELECTRICAL SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT
VDD Supply Voltage	14	٧
Storage Temperature	-65 to 150	°C
Soldering Temperature (10 sec.)	260	°C
Applied Voltage	-0.3 to VDD+0.3	V

Note: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected.

### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	CONDITIONS	MIN	МОМ	MAX	UNITS
VDD Supply voltage		4.5	5	5.5	V
TA, Operating Free-Air Temperature		-40		+85	°C
Clock Variation	(11.0592 MHz) Crystal or external clock	-0.01		+0.01	%
External Components (Refer to	Application section for placement.)				
VREF Bypass Capacitor	(External to GND)	0.1			μF
Bias setting resistor	(Placed between VDD and ISET pins)	1.8	2	2.2	МΩ
ISET Bypass Capacitor	(ISET pin to GND)	0.1			μF
VDD Bypass Capacitor 1	(External to GND)	0.1			μF
VDD Bypass Capacitor 2	(External to GND)	22			μF
XTL1 Load Capacitor	Depends on crystal characteristics;			40	pF
XTL2 Load Capacitor	from pin to GND			20	

### **ELECTRICAL SPECIFICATIONS (Continued)**

### DC ELECTRICAL CHARACTERISTICS

(TA = -40°C to 85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
IDD, Supply Current	ISET Resistor = 2 M $\Omega$				
IDDA, Active	CLK = 11.0592 MHz		8	12	mA
IDD1, Power-down	CLK = 11.0592 MHz			4	mA
IDD2, Power-down	CLK = 19.200 KHz			3	mA
Digital Inputs					
VIH, Input High Voltage					
Reset, XTL1, XTL2		3.0		VDD	٧
All other inputs		2.0		VDD	٧
VIL, input Low Voltage		0		0.8	٧
IIH, Input High Current	VI = VIH Max			100	μА
IIL, Input Low Current	VI = VIL Min	-200			μА
Reset Pull-down Current	Reset = VDD	1		50	μА
Input Capacitance	All Digital Input Pins			10	pF
Digital Outputs					
VOH, Output High Voltage	IOH MIN = -0.4 mA	2.4		VDD	٧
VOL, Output Low Voltage	IO MAX = 1.6 mA			0.4	V
VOL, CLK Output	IO = 3.6 mA			0.6	٧
RXD Tri-State Pull-up Curr.	RXD = GND	-1		-50	μА
CMAX, CLK Output	Maximum Capacitive Load			15	pF

### **ELECTRICAL SPECIFICATIONS (Continued)**

### **DYNAMIC CHARACTERISTICS AND TIMING**

(TA = -40°C to +85°C, VDD = recommended range unless otherwise noted.)

PARAMETERS	CONDITIONS	MIN	МОМ	MAX	UNITS
PSK Modulator					
Carrier Suppression	Measured at TXA	55			dB
Output Amplitude	TX scrambled marks	-11	-10	-9	dBm0
FSK Mod/Demod				-	_
Output Freq. Error	CLK = 11.0592 MHz	-0.35		+.35	%
Transmit Level	Transmit Dotting Pattern	-11	-10	-9	dBm0
Harmonic Distortion in 700-2900 Hz band	THD in the alternate band DPSK or FSK		-60	-50	dB
Output Bias Distortion	Transmit Dotting Pattern In ALB @ RXD		±8		%
Total Output Jitter	Random Input in ALB @ RXD	-15		+15	%
DTMF Generator (Modem r	must be in DPSK mode to meet specifi	cations)	· · · · · · · · · · · · · · · · · · ·	•	<u> </u>
Freq. Accuracy		25		+.25	%
Output Amplitude	Low Group, DPSK Mode	-10	-9	-8	dBm0
Output Amplitude	High Group, DPSK Mode	-8	-7	-6	dBm0
Twist	High-Group to Low-Group	1.0	2.0	3.0	dB
Long Loop Detect	DPSK or FSK	-38		-28	dBm0
Dynamic Range	Refer to Performance Curves		45		dB
Call Progress Detector					
Detect Level	2-Tones in 350-600 Hz band	-34		0	dBm0
Reject Level	2-Tones in 350-600 Hz band			-41	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	27		80	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	27		80	ms
Hysteresis		2			dB

Note: Parameters expressed in dBm0 refer to the following definition:

12V Version

10 dB loss in the Transmit path to the line.

9 dB gain in the Receive path from the line.

5V Version

0 dB loss in the Transmit path to the line.

2 dB gain in the Receive path from the line.

Refer to the Basic Box Modern diagram in the Applications section for the DAA design.

### **ELECTRICAL SPECIFICATIONS (Continued)**

### **DYNAMIC CHARACTERISTICS AND TIMING (Continued)**


PARAMETERS	CONDITIONS	MIN	NOM	MAX	UNITS
Carrier Detect					
Threshold	DPSK or FSK receive data	-49		-42	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	15		45	ms
Hysteresis	Single tone detected	2	3.0		dB
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		24	ms
Answer Tone Detector					
Detect Level	Not in V.21 mode	-49.5		-42	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	20		45	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		30	ms
Detect Freq. Range		-2.5		+2.5	%
Output Smoothing Filter				•	•
Output load	TXA pin; FSK Single	10			kΩ
	Tone out for THD = -50 db in .3 to 3.4 KHz			50	pF
Spurious Freq. Comp.	Frequency = 76.8 kHz			-39	dBm0
	Frequency = 153.6 kHz			-45	dBm0
Output Impedance	TXA pin		200	300	Ω
Clock Noise	TXA pin; 76.8 kHz				
5V Version (73K221L)				1.0	mVrms
12V Version (73K221)			-	2	mVrms
Carrier VCO					
Capture Range	Originate or Answer	-10	1	+10	Hz
Capture Time	-10 Hz to +10 Hz Carrier Frequency Change		40	100	ms
Recovered Clock					
Capture Range		-625		+625	ppm
Data Delay Time	Analog data in at RXA pin to receive data valid at RXD pin		30	50	ms


### **ELECTRICAL SPECIFICATIONS (Continued)**


### **DYNAMIC CHARACTERISTICS AND TIMING (Continued)**

PARAMETERS	CONDITIONS	MIN	NOM	MAX	UNITS				
Guard Tone Generator									
Tone Accuracy	550 or 1800 Hz	-20		+20	Hz				
Tone Level	550 Hz	-4.0	-3.0	-2.0	dB				
(Below DPSK Output)	1800 Hz	-7.0	-6.0	-5.0	dB				
Harmonic Distortion	550 Hz			-50	dB				
700 to 2900 Hz	1800 Hz			-60	dB				
Timing (Refer to Timing Dia	grams)								
TAL	CS/Addr. setup before ALE low	30			ns				
TLA	CS/Addr. hold after ALE low	20			ns				
TLC	ALE low to RD/WR low	40			ns				
TCL	RD/WR Control to ALE high	10			ns				
TRD	Data out from RD low	0		160	ns				
TLL	ALE width	60			ns				
TRDF	Data float after RD high	0		80	ns				
TRW	RD width	200		25000	ns				
TWW	WR width	140		25000*	ns				
TDW	Data setup before WR high	150			ns				
TWD	Data hold after WR high	20		İ	ns				
TCKD	Data out after EXCLK low			200	ns				
TCKW	WR after EXCLK low	150			ns				
TDCK	Data setup before EXCLK low	150			ns				
TAC	Address setup before control**	50			ns				
TCA	Address hold after control**	50			ns				
TWH	Data hold after EXCLK	150			ns				
* Maximum time applies to	* Maximum time applies to parallel version only.								
** Control for setup is the falling edge of RD or WR.  Control for hold is the falling edge of RD or the rising edge of WR.									

### **TIMING DIAGRAMS**







#### APPLICATIONS INFORMATION

#### **GENERAL CONSIDERATIONS**

Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split  $\pm 5$  or  $\pm 12$  volt design and one for a single 5 volt design. These diagrams are for reference only and do not represent production-ready modem designs.

K-Series devices are available with two control interface versions: one for a parallel multiplexed address/data interface, and one for a serial interface. The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface 22-pin version can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the serial mode, as explained in the data sheet pin description.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.




FIGURE 1: Basic Box Modem with Dual-Supply Hybrid

#### **DIRECT ACCESS ARRANGEMENT (DAA)**

The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal common mode.

The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow undistorted signals to be sent with a single 5 volt supply. Because DTMF tones utilize a higher amplitude than data, these

signals will clip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B) before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.

#### **DESIGN CONSIDERATIONS**

Silicon Systems 1-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.




FIGURE 2: Single 5V Hybrid Version

Unlike digital logic circuitry, however, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs.

#### **CRYSTAL OSCILLATOR**

The K-Series crystal oscillator requires a parallel mode (antiresonant) crystal which operates at 11.0592 MHz. It is important that this frequency be maintained to within  $\pm 0.01\%$  accuracy.

In order for a parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

#### LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modern designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modern should be treated as a high impedance analog device. A 22 µF electrolytic capacitor in parallel with a 0.1 µF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations. To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modern IC's should have both high frequency and low frequency bypassing as close to the package as possible.

# MODEM PERFORMANCE CHARACTERISTICS


The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run full-duplex, using a Concord Data Systems 224 as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.

#### BER vs. S/N

This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically, a DPSK modem will exhibit better BER-performance test curves receiving in the low band than in the high band.


#### BER vs. Receive Level

This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.



<sup>\* = &</sup>quot;EQ On" Indicates bit CR1 D4 is set for additional phase equalization.

1



#### ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 73K221 with Parallel Bus Interface		
28-pin 12 volt supply		
Plastic Dual-In-Line	73K221 – IP	73K221 – IP
Plastic Leaded Chip Carrier	73K221 IH	73K221 – IH
28-pin 5 volt supply		
Plastic Dual-In-Line	73K221L – IP	73K221L – IP
Plastic Leaded Chip Carrier	73K221L – IH	73K221L – IH
SSI 73K212 with Serial Interface		
22-pin 12 volt supply		
Plastic Dual-In-Line	73K221S – IP	73K221S - IP
22-pin 5 volt supply		
Plastic Dual-In-Line	73K221SL – IP	73K221SL – IP

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680, (714)573-6000, FAX: (714) 573-6914