



## P-Channel Enhancement-Mode Vertical DMOS FETs

### Ordering Information

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	V <sub>GS(th)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package	
				TO-243AA*	DICE†
-20V	2.0Ω	-2.4V	-2.0A	—	TP2502ND
-40V	2.0Ω	-2.4V	-2.0A	TP2504N8	TP2504ND

\* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

† MIL visual screening available.

### Features

- Low threshold — -2.4V max.
- High input impedance
- Low input capacitance — 125 pF max.
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

### Applications

- Logic level interface – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switches
- General purpose line driver
- Telecom switches

### Absolute Maximum Ratings

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.

### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options



TO-243AA  
(SOT-89)

Note: See package outline section for dimensions.

## Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_A = 25^\circ\text{C}$	$\theta_{jc}$ $^\circ\text{C/W}$	$\theta_{ja}$ $^\circ\text{C/W}$	$I_{DR}^*$	$I_{DRM}$
TO-243AA	-1.2A	-3.3A	1.6W <sup>†</sup>	15	78 <sup>†</sup>	-1.2A	-3.3A

\*  $I_D$  (continuous) is limited by max rated  $T_j$ .

<sup>†</sup> Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant  $P_D$  increase possible on ceramic substrate.


## Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions	
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	TP2502	-20			V	$V_{GS} = 0, I_D = -2\text{mA}$
		TP2504	-40				
$V_{GS(th)}$	Gate Threshold Voltage	-1.0		-2.4	V	$V_{GS} = V_{DS}, I_D = -1\text{mA}$	
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		3.0	4.5	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = -1\text{mA}$	
$I_{GSS}$	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	
$I_{DSS}$	Zero Gate Voltage Drain Current			-100	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = \text{Max Rating}$	
				-10.0	mA	$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$	
$I_{D(ON)}$	ON-State Drain Current	-0.4	-0.7		A	$V_{GS} = -5\text{V}, V_{DS} = -15\text{V}$	
		-2.0	-3.3			$V_{GS} = -10\text{V}, V_{DS} = -15\text{V}$	
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		2.0	3.5	$\Omega$	$V_{GS} = -5\text{V}, I_D = -250\text{mA}$	
			1.5	2.0		$V_{GS} = -10\text{V}, I_D = -1\text{A}$	
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.75	1.2	%/ $^\circ\text{C}$	$V_{GS} = -10\text{V}, I_D = -1\text{A}$	
$G_{FS}$	Forward Transconductance	0.3	0.65		$\text{S}$	$V_{DS} = -15\text{V}, I_D = -1\text{A}$	
$C_{ISS}$	Input Capacitance			125	pF	$V_{GS} = 0, V_{DS} = -20\text{V}$ $f = 1 \text{ MHz}$	
$C_{OSS}$	Common Source Output Capacitance			70			
$C_{RSS}$	Reverse Transfer Capacitance			25			
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	$V_{DD} = -20\text{V},$ $I_D = -1.0\text{A},$ $R_{GEN} = 25\Omega$	
$t_r$	Rise Time			11			
$t_{d(OFF)}$	Turn-OFF Delay Time			15			
$t_f$	Fall Time			12			
$V_{SD}$	Diode Forward Voltage Drop		-1.3	-2.0	V	$V_{GS} = 0, I_{SD} = -1.5\text{A}$	
$t_{rr}$	Reverse Recovery Time		300		ns	$V_{GS} = 0, I_{SD} = -1.5\text{A}$	

### Notes:


- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 $\mu\text{s}$  pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area




Thermal Response Characteristics




# Typical Performance Curves


BV<sub>DSS</sub> Variation with Temperature




On-Resistance vs. Drain Current




Transfer Characteristics



V<sub>(th)</sub> and R<sub>DS</sub> Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics

