

CMOS Fast Cosine Transform Processor

12 Bits, 15 Million Pixels Per Second

The TMC2311, a high-speed algorithm specific processor. computes the one or two dimensional forward discrete cosine transform (DCT) of an 8 or 8x8 point array of contiguous 9-bit data or the inverse DCT of 12-bit data. Output precision in all cases is 12 bits. It complies with the CCITT Specialists' Group on Visual Telephony (SG XV) accuracy specification for inverse DCT. With its internal coefficient ROM, data transpose RAM, address generators. and sequencer, the TMC2311 accepts high level instructions from a host processor and raw 8x8 blocked data from an external memory and returns transformed data to a second external memory. The TMC2311 also includes a defeatable adder-subtractor for linear predictive coding and differential pulse code modulation. The pipelined TMC2311 can transform continuous 8x8 pixel data blocks at a rate of one per 4.48us.

Operating under a system clock of up to 30MHz, the TMC2311 accepts each incoming data block in row-major ("line-by-line") format at two clock cycles per pixel. Output data are written in column-major format, i.e., down the left-most column of the block, then down the next column to the right, etc., also at two clock cycles per pixel. In the inverse DCT mode, the chip accepts column-major data and return row-major data. Thus, a pair of TMC2311 chips can transform an image and return it to its original spatial domain, with or without any intervening operation, such as compression, transmission and re-expansion.


Built with TRW's one-micron double level metal OMICRON-C™ low-power CMOS process, the TMC2311 is available in a 68-lead plastic chip carrier.

Features

- Stand Alone Execution Of 8-Point Forward Or Inverse Cosine Transform
- Continuous 8x8-Point 2-D DCTs Every 4.48µs Including Memory Transpose And Data Loading/Unloading
- On-Chip Cosine Coefficient ROM
- On-Chip Data Transpose Memory With Direct Transpose Mode
- Auxiliary Adder With Optional Clipped Outputs For Linear Predictive Coding And Differential Pulse Code Modulation
- Two's Complement 12-Bit Data I/O Format
- Two's Complement 9-Bit Add/Subtract Input
- Full CCITT SGXV Compatibility
- All Inputs And Outputs TTL Compatible
- 68 Pin Plastic Chip Carrier



Logic Symbol



47




Applications

- Image Processing, Graphics
- Pulse And Image Compression
- Video Teleconferencing
- Linear Predictive Coding
- Differential Pulse Code Modulation
- · Electronic Publishing
- Medical Imaging And Archiving

Associated Products

- TMC2312 Quantizer/Huffman Encoder
- TMC2313 Huffman Decoder/Dequantizer
- TMC2220 4x32 Correlator
- TMC2250 --- 2-D 3x3 FIR Filter
- TMC2272 Colorspace Converter

Figure 1. Functional Block Diagram



Functional Description

The TMC2311 comprises five internal blocks: a controller, two arithmetic elements, a data transpose memory and an auxiliary adder circuit (*Figure 1*). Each arithmetic element (AE) can compute an 8-point 1-dimensional DCT in 16 clock cycles. When the device is configured to perform 2-dimensional transforms, the first AE computes the DCT of each consecutive row of 8 pixels. The results of each 8x1 DCT are written into the intermediate memory. After eight 1-dimensional transforms are computed, the device computes the DCT of each consecutive 8-pixel column, while (if so instructed) computing the DCTs of the rows of the next block of data. The auxiliary adder/subtractor can be used with a forward and inverse transform in linear predictive coding applications. The

adder can also be used alone to perform differential pulse code modulation without the cosine transform. In all modes and configurations the device operates on continuous data at a rate of up to 15 Megapels/second and can perform a complete 8x8 DCT every 128 clock cycles.

Control

The control block includes the chip's preprogrammed controller, sequencer, and microcode generator. The host system needs only to load a single 8-bit control word on C7-0 and then strobe the INIT pin. The chip will proceed automatically through the chosen operation without further supervision.



Arithmetic Element #1

Comprising a multiplier and two adder/subtractors, bypassable processor AE1 performs a series of one-dimensional 8-point forward or inverse DCTs on the incoming data, writing its 8-point transform results into the transpose memory.

Data Transpose Memory

This two-port 64-word RAM collects each group of eight consecutive 8-point transformed data sets from AE1 and then passes them to AE2 while collecting the next group, thereby acting as a large pipeline buffer. When enabled, the DTM accepts each 64-point data block in row-major sequence and returns the same data in column-major order, effecting a "corner turn." Bypassing this block leaves the data sequence unchanged.

Arithmetic Element #2

Identical to AE1, bypassable data processor AE2 performs eight 8- point one-dimensional transforms on each 64-point block of data. Each transform pulls one data point from each of the eight transforms done by AE1, completing the 8x8 two-dimensional transform. For one-dimensional transforms, either AE can be bypassed.

Auxiliary Adder


The remaining circuitry in *Figure 1* can be employed as either a presubtractor or a post-adder. (See *Applications Discussions* of *Linear Predictive Coding, Differential Pulse Code Modulation*, and *Interframe Coding.*) As instructed by CTRL3 (INVERT), CTRL7 (XSEL), ISEL, and OSEL, this adder combines the 9-bit two's complement data entering on port DX8-0 with either the incoming or emerging data stream.

Operating Modes

The TMC2311's five operating modes are selected by control pins CTRL2-0. The device can be configured in the following ways:

The device will perform a two-dimensional transform if $CTRL_{2-0} = 000$ or 001. AE1 performs a one-dimensional DCT (IDCT if $CTRL_3 = 1$) on each of eight 8-pixel rows of data supplied row-by-row to DIN_{11-0} . Results from each block of eight transforms are fed via the Transpose Memory to AE2, which performs a one-dimensional DCT (IDCT) on each of the eight 8-pixel columns of data, in turn (*Figure 2*).


Figure 2. 2-D Transform (With Transpose)



The device can also perform one-dimensional DCTs (IDCTs) with or without memory transpose.


When CTRL₂₋₀ = 010, the chip will transform eight 8-point rows of incoming data, then transpose the results without transforming the columns (*Figure 3*).

Figure 3. 1-D Transform With 8x8 Transpose



When CTRL₂₋₀ = 011, the device accepts eight 8-point rows of data and transposes them before AE2 performs one-dimensional DCTs (IDCTs) of the columns (*Figure 4*).

Figure 4. 8x8 Transpose With 1-D Transform




The device can also perform one-dimensional transforms without transposes. When $CTRL_{2-0} = 100$ or 101, AE1 performs a one-dimensional DCT or IDCT on each incoming 8-point row of data (*Figure 5*).

49



Figure 5. 1-D Transform (Without Transpose)



Finally, the device will perform the memory transpose with no DCT when $CTRL_{2-0} = 110$ or 111 (*Figure 6*).

Figure 6. Memory Transpose (Without Transform)




Table 1 summarizes the operation of controls CTRL7, CTRL3, ISEL, and OSEL, which "fine tune" the mode selection by programming the presubtractor/postadder and the transform direction. (Where a full two- dimensional FCT or IFCT is needed, CTRL2-0 must be set to 011. CTRL7=1 then enables presubtraction and OSEL=1 enables postaddition, as desired by the user.)

Table 1. Operating Mode Configurations

	Device Configuration				
Function	CTRL7	CTRL3	ISEL	OSEL	
2D FCT	0	0	x	0	
2D IFCT	0	Ť	Х	0	
2D FCT, Presubtract	1	0	0	0	
2D IFCT, Post Add	0	1	0	1	
2D FCT, Presubtract	1	0	0	0	
2D IFCT, Post Add	0	1	0	1	
DOUT=DIN-DX	1	0	0	1	
DOUT=DIN+DX	1	1	0	1	
DOUT(k)=DIN(k)-DIN(k-1)	1	0	1	1	
DOUT(k)=DIN(k)+DIN(k-1)	1	1	1	1	
DOUT(k)=DIN(k)-DIN(k-1)	1	0	1	0	
DOUT(k)=DIN(k)+DIN(k-1)	1	1	1	0	
	2D FCT 2D IFCT 2D IFCT, Presubtract 2D IFCT, Post Add 2D FCT, Presubtract 2D IFCT, Post Add DOUT=DIN-DX DOUT=DIN-DX DOUT=DIN+DX DOUT(k)=DIN(k)-DIN(k-1) DOUT(k)=DIN(k)+DIN(k-1)	2D FCT 0 2D IFCT 0 2D IFCT 0 2D FCT, Presubtract 1 2D IFCT, Post Add 0 2D FCT, Presubtract 1 2D IFCT, Post Add 0 DOUT=DIN-DX 1 DOUT=DIN-DX 1 DOUT=DIN+DX 1 DOUT(k)=DIN(k)-DIN(k-1) 1 DOUT(k)=DIN(k)+DIN(k-1) 1 DOUT(k)=DIN(k)+DIN(k-1) 1	Function CTRL7 CTRL3 2D FCT 0 0 2D IFCT 0 1 2D FCT, Presubtract 1 0 2D IFCT, Post Add 0 1 2D IFCT, Post Add 0 1 DOUT=DIN-DX 1 0 DOUT=DIN-DX 1 1 DOUT=DIN+DX 1 1 DOUT(k)=DIN(k)-DIN(k-1) 1 0 DOUT(k)=DIN(k)-DIN(k-1) 1 1 DOUT(k)=DIN(k)-DIN(k-1) 1 0	Function CTRL7 CTRL3 ISEL 2D FCT 0 0 X 2D IFCT 0 1 X 2D FCT, Presubtract 1 0 0 2D IFCT, Post Add 0 1 0 2D IFCT, Post Add 0 1 0 DOUT=DIN-DX 1 0 0 DOUT=DIN-DX 1 0 0 DOUT=DIN+DX 1 1 0 0 DOUT(k)=DIN(k)-DIN(k-1) 1 0 1 DOUT(k)=DIN(k)-DIN(k-1) 1 1 1 1 DOUT(k)=DIN(k)-DIN(k)-DIN(k-1) 1 0 1 1	

Notes: LPC/ILPC

Linear Predictive Coding (Forward/Inverse)

DPCM/IDPCM

Differential Pulse Code Modulation (Forward/Inverse)



Control			Jefinitions		I				Definitions I		efinitions		efinitions		CTRL ₄	Automatic Reinitialization (AUTOINIT). Al=0 allows continuous operation of device. When Al=1, the device will halt at the end of the
INIT	the interi updates registere clock cyc	ass "start" command. INIT=0 resets and logic and output flags and the CTRL7-0 parameters. INIT is d and must be LOW for at least 3 les. INIT returning HIGH starts the n. The first data point is loaded two ter.	CTRL5	specified transform. Arithmetic Limit (CLIP). CLIP=1 saturates data outputs to 9 bits. CLIP is useful when presubtraction or postaddition is used with the DCT or IDCT.												
NOOP	operation edge. Op	ck disable. NOOP=1 freezes n of the device on the next CLK rising eration commences from where it one cycle after NOOP returns LOW.	CTRL ₆	Flag Control (FC). FC determines when the output flags, BOT and EOB, appear. When FC=0, both flags are output with the corresponding data result. When FC=1, the flags appear two clock cycles earlier.												
WR	CTRL7-0 register.	vord preload command. WR=0 loads parameters into the device's preload The next INIT rising edge transfers aded parameters into the chip's registers.	CTRL ₇	Auxiliary Adder Select (XSEL). XSEL controls two multiplexers within the auxiliary adder circuitry. The first mux feeds the non-inverted input to the adder either the DIN port (XSEL=1) or outputs from the core of the												
RD CTRL -	the prelo read.	vord (READ) command. RD=0 allows added parameters CTRL7-0 to be		device (XSEL=0). The second mux selects the data entering the core of the device from either the input port (XSEL=0) or adder output (XSEL=1). See <i>Applications</i> , <i>Operating Mode Configurations</i> .												
CTRL ₂₋₀	configura either 2-c transform Transpos	ontrol. Defines the internal tion (mode) of the device, selecting dimensional or 1-dimensional as and/or the access to the internal e Memory (<i>Figures 2</i> through <i>6</i> .)	ISEL	Input Data Select. ISEL=0 connects the inverted (optional) input of the auxiliary adder to the DX port. When ISEL=1, the DIN port is connected, via a one data cycle delay. Output from this mux to the adder is inverted when												
	CTRL2-0 000 001	Operation 2-D Transform 2-D Transform		INV=D. See Applications, Operating Mode Configurations.												
	010 011 100 101 110	1-D Transform, Transpose Transpose, 1-D Transform 1-D Transform 1-D Transform Transpose Transpose	OSEL	Output Data Select. When OSEL=0, data results from the device core pass to the final output register. When OSEL=1, results from the adder pass to the final output register. See <i>Applications</i> , <i>Operating Mode Configurations</i> .												
CTRL3	selects a will comp inverts th	ransform Enable (INV). INV=0 forward DCT. If INV=1, the device oute the Inverse DCT. INV also e data to one side of the auxiliary hen and only when INV=0, data	ŌĒ	Asynchronous active LOW OUTPUT ENABLE for data output port, DOUT ₁₁₋₀ . When OE=1, every output is forced into a high-impedance state.												
	from the	multiplexer which selects the DX elayed DIN port will be inverted.	FE	Active LOW asynchronous output FLAG ENABLE. When FE=1, BOT and EOB are forced into a high-impedance state.												



Data Inputs

DIN₁₁₋₀

Data INput Port (12-bit two's complement format). DIN is the input port for both FORWARD and INVERSE transforms. DIN11 is the MSB. For two dimensional forward transforms, data precision is limited to 9 bits, DIN8-0, and must be sign-extended into the remaining MSBs. Data exceeding the lower 9-bit range may cause an internal overflow. For INVERSE transforms, the entire 12-bit input port may used without risk of overflow.

DX8-0

Auxiliary Data Input Port (9-bit two's complement format). Feeds one side of auxiliary adder. DXg is the MSB. Auxiliary inputs can be provided to the device for linear predictive coding (LPC) where pixel differences are transformed. In the FORWARD direction, inputs supplied to the DX port (and selected via ISEL) will be subtracted from pixel values input simultaneously on the DIN port. In the INVERSE direction, DX inputs will be added to outputs following the desired tranform operation. The DX inputs must be delayed so that they appear at the adder simultaneously with the corresponding pixel outputs.

Data Outputs

DOUT₁₁₋₀

Data OUTput Port (12-bit, two's complement format). DOUT is the output port for both FORWARD and INVERSE transforms. DOUT₁₁ is the MSB. When CLIP=1, all data outputs

are clipped to 9 bits, DOUT₈₋₀, with sign extension into the remaining MSBs. DOUT is forced into a high-impedance state when $\overline{\text{OE}}$ =1.

Output Flags

BOT

Beginning Of Transform. Toggles LOW to denote the first result of each one-dimensional 8-point transform or the first result of each 8-point row or column of a two-dimensional transform. When FC=0, BOT will appear simultaneously with the corresponding result. When FC=1, BOT will appear one data I/O cycle earlier.

EOB

End Of Block. Toggles LOW to signal the last result of the entire (8 or 64 point) transform field. When FC=0, EOB appears simultaneously with the last data result. When FC=1, EOB appears two cycles earlier.

Clock

CLK

Data Path Clock. The device operates with a clock of 0 to 30MHz. All internal operations are referenced to the rising edges of CLK; I/O operations except CTRL7-0 read and write, to alternate rising edges of CLK.

Power

Vnn. GND

The TMC2311 operates from a single +5 Volt supply. All VDD and GND pins must be connected.



	11	10	9	8	1	6	5	4	3	2	1	0
					Input Dat	ta Format -	- Forward	Transform	ıs			
N	S	S	S	28	27	26	25	24	23	22	21	20
					Input Da	ta Format	– Inverse	Transform	s			
		o10	00		· -	, -						ļ <u>~0</u>
X :	-211	210	29	28 -28	Input Da	ta Format	25 25	Transform 24	2 ³	22 22	21	2 ⁰

Output Data Format - Forward Transforms

DOUT: -211 210 29 28 27 26 25 24 23 22 21 20

Output Data Format - Inverse Transforms

S S S -28 27 26 25 24 23 22 21 20

Notes.

S = Sign Extension.

In forward transforms, system should feed two's complement sign bit to DIN₁₁₋₈ for 9-bit data size.

In inverse transforms, chip will output two's complement sign bit into pins DOUT1 1-A.


Operation and Timing

Initialization

Control Word Preload Timing

The self-sequencing TMC2311 requires no cycle-to-cycle supervision by the host system. On the rising edge of WR, the user loads an 8-bit control word (CTRL7-0) which sets 5 device parameters: mode and direction of the transform, continuous (or non-continuous) device operation, format of output data and timing of the output flags. The control parameters preloaded via CTRL7-0 are registered internally and updated by the INIT signal. Control load timing is displayed in *Figure 7*.





(E




Control Word Read Timing

The TMC2311 also permits the user to read the preloaded control word value back through CTRL7-0, a bidirectional port. When RD=0, the CTRL7-0 port outputs the control information stored in the device (*Figure 8*).

Data Input Timing

After the TMC2311 is initialized, data are input to DIN $_{11-0}$ and DX $_{8-0}$ on alternate rising edges of the device system clock. When the device is set for forward DCTs with transpose, data inputs are accepted in row-major format, i.e., line-by-line through the 8x8 transform window. When the device performs inverse DCTs, inputs are accepted in column-major format. Following the rising edge of INIT command, data inputs can be continuously loaded into the device on alternate rising edges of the system clock (*Figure 9*).

Figure 8. Control Read Timing



Data Output Timing

Results are output at half the system clock rate. The initial result latency and the number of results depends on the device operation specified by CTRL2-0. Once the first result reaches the output port, remaining results will appear continuously. When the TMC2311 is set to perform forward DCTs with transpose, output data are written in columnmajor format. In the inverse direction, data results are returned row-by-row (*Figure 10*).

Figure 9. Data Input Timing





Figure 10. Data Output Timing



TMC2311 77375

Overall Timing

The TMC2311 will expect data in groups of 8 or 64 points at regular intervals based on the mode of operation defined by CTRL2-0. Results will be returned by the TMC2311 in similar groups following a predetermined initial latency. For applications that use the auxiliary adder ahead of the core of the device, corresponding DX and DIN inputs should be presented simultaneously to the device. Applications that use the adder after the DCT/memory core must account for the device's internal latency (*Table 3*). Each DX port input must be timed to appear at the adder one data cycle ahead of its corresponding output.

Table 3. Data Output Latency

CTRL2-0	Operation	Latency*
000	2-D Transform	232 clocks
001	2-D Transform	232
010	1-D Transform, Transpose	200
011	Transpose, 1-D Transform	200
100	1-D Transform	56
101	1-D Transform	56
110	Transpose	168
111	Transpose	168

^{*}cycles after INIT goes high


If AUTOINIT (CTRL4)=0, the device will operate continuously with no interruption between transforms. Otherwise the device will halt after the specified number of data points have been processed. When AUTOINIT=1, device operation will resume with the next INIT signal.

The TMC2311 also provides two output flags to differentiate between the rows/columns of the transform window and between individual transform blocks. The Beginning Of Transform (BOT) flag goes LOW with the first data result of each 8x1 transform row or column. A second flag, End Of Block, EOB, delineates transform blocks. EOB will go LOW when the last data point of each 8x1 (one dimensional mode) or 8x8 (two dimensional mode) transform is output. The user can program these flags to appear with their respective data (FC=0) or one data cycle earlier (FC=1). *Figure 11* shows the overall timing of a forward 2-D DCT with pre-subtraction and FC=0. *Figure 12* shows the overall timing of an inverse 2-D DCT with post addition and FC=1, demonstrating the timing for inputs to auxiliary port DX8-0 and the shift in flag timing.






Figure 11. Overall Timing - Forward Transform (Flag Control=0)





- Notes: 1. DIN₁₁₋₀ (i,j) aligned with DX₈₋₀ (i,j), but alignment with DOUT₁₁₋₀ is mode-dependent.
 - 2. DOUT11-0 (0,0) is valid on CLK rising edge 116 in two-dimensional transfer modes only.


Figure 12. Overall Timing - Inverse Transform (Flag Control=1)




- Notes: 1. DX8.0 (i,j) precedes DOUT11.0 (i,j) by two CLK cycles, but alignment with DIN11.0 is mode-dependent.
 - 2. DOUT₁₁₋₀ (0,0) is valid on CLK rising edge 116 in two-dimensional transform modes only.








24032A





24033A



Absolute maximum ratings (beyond which the device may be damaged)1

	ipply Voltage		
	ut Voltage ²		
	Applied Voltage ²		
	Forced Current,3,4		
	Short Circuit Duration		
1 second	(single output in HIGH state to ground)		
	rature		
−60 to +130°0	Operating, Case		
+175°0	Junction		
+300°C	Lead, Soldering (10 seconds)		
-65 to +150°C			

Notes: 1. Absolute maximum ratings are limiting values applied individually while all other parameter are within specified operating conditions. Functional operation under any of these conditions is NOT implied.

- 2. Applied voltage must be current limited to specified range, and measured with respect to GND.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing into the device.

Operating conditions

		Te	emperature Ran	ge	
Param <u>e</u>	ter	Min	Nom	Max	Units
V _{DD}	Supply Voltage	4.75	5.0	5.25	V
tcy	Cycle Time				
	TMC2311	37			ns
	TMC2311-1	34.5			ns
	TMC2311-2	28			ns
tPWL	Clock Pulse Width, LOW	8			ns
tPWH	Clock Pulse Width, HIGH	8			ns
ts	Input Setup Time	11			ns
ŧн	Input Hold Time	0			ns
VIL	Input Voltage, Logic LOW			0.8	٧
ViH	Input Voltage, Logic HIGH	2.0			٧
lOL	Output Current, Logic LOW			4.0	mA
ЮН	Output Current, Logic HIGH	Ì		-2.0	mA
Тд	Ambient Temperature, Still Air	0		70	°C
TC	Case Temperature				°C



Electrical characteristics within specified operating conditions¹

		1	Temperati	Temperature Range		
			Standard]	
Parameter		Test Conditions	Min Max		Units	
ממלו	Supply Current, Quiescent ²	VDD=Max, VIN=0V, TS=5V		30	mA	
lppu	Supply Current, Unloaded	VDD=Max, f=30MHz, TS=5V		130	mA	
lir I	Input Current, Logic LOW	VDD=Max, VIN=0V		-10	μΑ	
lін	Input Current, Logic HIGH	VDD=Max, VIN=VDD		+10	μА	
VOL	Output Voltage, Logic LOW	Vpp=Min, lot=Max		0.4	٧	
Vон	Output Voltage, Logic HIGH	VDD=Min, IOH=Max	2.4		V	
lozL	Hi-Z Output Leakage Current,	VDD=Max, VIN=0V Output LOW		-40	mA	
IOZH	Hi-Z Output Leakage Current,	V _{DD} =Max, V _{IN} =0V Output HIGH		+40	mA	
108	Short Circuit Output Current	VDD=Max, Output HIGH one pin to ground one second duration max.		-45	mA	
Cı	Input Capacitance	T _A =25°C, f=1MHz		10	pF	
CO	Output Capacitance	T _A =25°C, f=1MHz		10	ρF	



Switching characteristics within specified operating conditions¹

			Temperature Range			
			Standard			
Parameter		Test Conditions	Min Max		Units	
tD0	Output Delay	VDD=Min, CLoad=40pF		16	ns	
	TMC2311			16	-	
	TMC2311-1			16		
	TMC2311-2			12		
tH0	Output Hold Time	VDD=Max, CLoad=40pF	4		ns	
tENA	Three-State Output Enable Delay	VDD=Min, CLoad=40pF		16	ns	
	TMC2311			16		
	TMC2311-1			16		
	TMC2311-2			12		
tDIS	Three-State Output Disable Delay	VDD=Min, CLoad=40pF		22	ns	

Note: 1. All transitions except for tDIS and tENA are measured at a 1 5V level

Note: 1. Actual test conditions may vary from those shown above, but guarantee operation as specified.

^{2.} Following power-on, the TMC2311 must be clocked for at least 10 clock cycles before the clock is disabled.



Figure 13. Equivalent Input Circuit





Figure 14. Equivalent Output Circuit



Applications Discussions

Frequency Domain Coding - Basic System

Frequency domain coding entails partitioning an image into (for example) 8x8 pixel blocks, then determining the two-dimensional spatial frequency spectrum of each block. In image compression, each component is then quantized by a frequency-specific factor, which tends to be smaller (more precise) for the dominant lower- frequency components and larger (coarser) for the less crucial higher-frequency components. Quantization effects compression by reducing the number of bits per frequency bin and by zeroing out high-frequency, low-energy bins. Following the quantizer, the scaled frequency data are then (arithmetic or Huffman) coded into a format that will allow them to be transmitted (or archived) even more economically. In particular, the JPEG modified Huffman coding represents each string of "zeroed out" bins with a compact code.

The transmitted images are reconstructed by reversing these operations. Coded information is received and restored to frequency information through a decoder. The received (or retrieved) data then pass through an inverse quantizer that restores the most important frequency components, albeit at somewhat grainier than original levels. Finally, the image is reconstructed by the inverse DCT. In practice, compression ratios of up to 20:1 can provide visually acceptable results with still images.

The basic compression circuit (*Figure 15*) shows a sample implementation of an intraframe compressor. The system contains an encoder comprising the TMC2311 DCT chip, a quantizer and a coder. Images are reconstructed in a complementary system with a decoder, a dequantizer, and a TMC2311 (inverse) DCT chip.

60

Figure 15. Basic System







Figure 16. Interframe Compression System



Interframe Compression

Figure 16 shows a moving picture extension of frequency domain coding, which processes differences between the corresponding pixels of successive image frames. Interframe compression describes areas of change within a moving image by comparing each new frame against earlier frames. Prior to the DCT, a block from the new frame is subtracted from the corresponding block of the previous frame. The resulting differences are transformed, quantized, coded, and transmitted. The compressed data are then reconstructed by reversing the processing steps: decode, dequantize, inverse DCT, then accumulate differences from frame to frame. Transforming only these differences increases the achievable compression.


Linear Predictive Coding System

Many critical biomedical and defense applications require that images be compressed and then restored "losslessly," i.e., without degradation. One technique, referred to as Linear Predictive Coding (LPC), has been very effective in speech compression. For image compression, LPC entails coding the differences between the current and previous pixel blocks of the same frame. This technique of intraframe compression can be used with or without the DCT. Much of the *Figure 16* interframe compression architecture can also be applied here, although the delay block now corresponds to delay within a single frame.

To obtain lossless compression, the user may code the differences between pixel blocks directly, without the DCT. This variety of intraframe compression, demonstrated in *Figure 17*, uses just the auxiliary adder of the TMC2311. In the forward direction, the differences are computed and transferred to the quantizer and coder circuitry where they are readied for transmission. In the inverse direction, the reconstruction process involves inverse coding and quantization, followed by cumulative addition of the image differences by the TMC2311's auxiliary adder.




Figure 17. Linear Predictive Coding System (No Cosine Transform)



Differential Pulse Code Modulation

Another linear prediction algorithm, differential pulse code modulation, (DPCM) uses the differences between individual pixels on each line of the image. These differences are quantized, coded and transmitted (or archived). This technique is also used where lossless compression is required. The system shown in Figure 18 illustrates the use of the auxiliary adder circuit of the TMC2311. The device incorporates a special input delay path that allows a previous pixel value to be added or subtracted from the current input pixel value. The results are then either fed into the device core to perform a transpose function or output directly from the adder. In the forward direction the pixel differences are fed to the quantizer and coder blocks of the system and transmitted. In the inverse direction the coded information is reconstructed by inverse coding followed by inverse quantization and finally the accumulation of pixel differences in the TMC2311.

Figure 18. Differential Pulse Code Modulation System (No Cosine Transform)





Package Interconnections

Signal Type	Signal Name	Function	Value	R1 Package Pin
Power	V _{DD}	Supply Voltage	+5.0V	2 10 17 33 53 68
	GND	Ground	0.0V	1 4 9 13 18 26 35 52 67
Clock	CLK	System Clock	ΠL	65
Inputs	DIN ₁₁₋₀	Data Inputs	ΠL	44 45 46 47 48 49 50 51 54 55 56 57
	DX8-0	Aux Adder In	TTL	34 36 37 38 39 40 41 42 43
Outputs	DOUT ₁₁₋₀	Data Outputs	ΠL	5 6 7 8 11 12 14 15 16 19 20 21
ſ	BOT	Begin Transform	ΠL	22
	EOB	End Of Block	TTL	23
Control	INIT	Initialize	TTL	60
	NOOP	No Operation	ΠL	61
	WR	Control Preload	TTL	66
	RD	Read Control	πι	64
	ISEL	Input Data Select	TTL	59
	OSEL	Output Select	TTL	58
	ŌĒ	Output Enable	TTL	3
[FE	Flag Enable	TTL	62
	CTRL ₇₋₀	Control Params	TTL	32 31 30 29 28 27 25 24
Ī	DNR	Test Pin		63
Do Not Connect				

Ordering Information

Product Number	Data Rate MHz	Temperature Range	Screening	Package	Package Marking
TMC2311R1C	13.5	STD-T _A = 0°C to 70°C	Commercial	68 Pin PLCC	2311R1C
TMC2311R1C1	14.5	STD-TA = 0°C to 70°C	Commercial	68 Pin PLCC	2311R1C1
TMC2311R1C2	17.8	STD-T _A = 0°C to 70°C	Commercial	68 Pin PLCC	2311R1C2

All parameters in this specification are guaranteed by design, characterization, sample testing to 100% testing, as appropriate. TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

Life Support Policy

TRW LSI Products Inc. components are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of TRW LSI Products Inc. components in life support applications assumes all risk of such use and indemnifies TRW LSI Products Inc. and TRW Inc. against all damages

Transform Products

