

DESCRIPTION

This family is a 64M bit dynamic RAM organized 8,388,608 x 8-bit configuration with Extended Data Out mode CMOS DRAMs. Extended Data Out mode offers high speed random access of memory cells within the same row. The circuit and process design allow this device to achieve high performance and low power dissipation. Optional features are access time(50,60 or 70ns) and refresh cycle(8K Ref. or 4K Ref.) and package type(SOJ or TSOP-II) and power consumption(Normal or Low power with self refresh). Hyundai's advanced circuit design and process technology allow this device to achieve high bandwidth, low power consumption and high reliability.

ORDERING INFORMATION

Part Number	Ref.	Power	Pkg.
HY51V64804JC	8K		SOJ
HY51V64804LJC	8K	L-part	SOJ
HY51V64804SLJC	8K	SL-part	SOJ
HY51V64804TC	8K		TSOP-II
HY51V64804LJC	8K	L-part	TSOP-II
HY51V64804SLTC	8K	SL-part	TSOP-II
HY51V65804JC	4K		SOJ
HY51V65804LJC	4K	L-part	SOJ
HY51V65804SLJC	4K	SL-part	SOJ
HY51V65804TC	4K		TSOP-II
HY51V65804LTC	4K	L-part	TSOP-II
HY51V65804SLTC	4K	SL-part	TSOP-II

* Reverse TSOP-II packages are also available

FEATURES

- Part Number Information
 - HY51V64804 : 8K Ref.
 - HY51V65804 : 4K Ref.

- Max. Active Power Dissipation

Speed	8K	4K
50	486mW	630mW
60	414mW	558mW
70	342mW	486mW

- Fast access time and cycle time

Speed	tRAC	tCAC	tHPC
50ns	50ns	13ns	20ns
60ns	60ns	15ns	25ns
70ns	70ns	20ns	30ns

- Extended Data Out Operation
- Single power supply of 3.3V ± 10%
- Read-Modify-Write Capability
- Multi-bit test capability
- LVTTL compatible inputs and outputs
- /CAS-before-/RAS, /RAS-only, Hidden and Self Refresh Capability
- Refresh cycles

Part No.	Ref.	Normal	L-part
HY51V64804	8K*	64ms	128ms
HY51V65804	4K		


* /CAS-before-/RAS refresh. Hidden refresh mode : 4K cycles / 64ms

- JEDEC standard pinout


32-pin Plastic SOJ (400 mil)

32-pin Plastic TSOP (II) (400mil)


BLOCK DIAGRAM



PIN CONFIGURATION (Marking Side)



32-pin Plastic SOJ (400mil)



32-pin Plastic TSOP-II (400mil)

(N.C)* : For 4K Refresh product

PIN DESCRIPTION

$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
A0-A12	Address Input (8K Product)
A0-A11	Address Input (4K Product)
DQ0-DQ7	Data In/Out
VCC	Power (3.3V)
VSS	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin relative to Vss	-0.5 to 4.6	V
Vcc	Voltage on Vcc relative to Vss	-0.5 to 4.6	V
Ios	Short Circuit Output Current	50	mA
PD	Power Dissipation	1	W
TSOLDER	Soldering Temperature · Time	260 · 10	°C · sec

Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA=0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc	Power Supply Voltage	3.0	3.3	3.6	V
VIH	Input High Voltage	2.0	-	Vcc+0.3	V
VIL	Input Low Voltage	-0.3	-	0.8	V

Note: All voltages are referenced to Vss.

64M

DC CHARACTERISTICS

(T: =0°C to 70°C, Vcc=3.3V±10%, Vss=0V, unless otherwise noted.)

Symbol	Parameter	Test Conditions	Speed	Max. Current		UNIT
				8K Product	4K Product	
Icc1	Operating Current	/RAS, /CAS Cycling tRC=tRC (min.)	50 60 70	135 115 95	175 155 135	mA
Icc2	LVTTTL Standby Current	/RAS = /CAS ≥ VIH other inputs ≥ Vss		1	1	mA
Icc3	/RAS-only Refresh Current	/RAS cycling /CAS = VIH tRC = tRC (min)	50 60 70	135 115 95	175 155 135	mA
Icc4	EDO Mode Current	/CAS cycling /RAS = VIL tHPC = tHPC (min.)	50 60 70	135 115 95	135 115 95	mA
Icc5	CMOS Standby Current	/RAS = /CAS ≥ Vcc - 0.2V	L-part	500 300	500 300	μA μA
Icc6	/CAS-before- /RAS Refresh Current	tRC=tRC (min.)	50 60 70	175 155 135	175 155 135	mA
Icc7	Battery Back-up Current (L-part)	VIH = Vcc - 0.2V, VIL = 0.2V /CAS = CBR cycling or 0.2V /OE & /WE = VIH = Vcc - 0.2V Address = Don't care DQ0-DQ7 =Open, tRAS ≤ 300ns		700	700	μA
Icc8	Self Refresh Current (L-part)	/RAS & /CAS = 0.2V Other pins are same as Icc7		700	700	μA

Symbol	Parameter	Test condition	Min.	Max	UNIT
I _{LI}	Input Leakage current(Any Input)	Vss ≤ VIN ≤ Vcc + 0.3, All other pins not under test=Vss	-1	1	μA
I _{LO}	Output Leakage current(Any Input)	Vss ≤ VOUT ≤ VCC /RAS & /CAS at VIH	-1	1	μA
V _{OL}	Output Low Voltage	IOL = 2.0mA	-	0.4	V
V _{OH}	Output High Voltage	IOH = -2.0mA	2.4	-	V

NOTE

- Icc1, Icc3, Icc4 and Icc6 dependent on output loading and cycle rates(tRC and tHPC)
- Specified values are obtained with outputs unloaded.
- Icc is specified as an average current. In Icc1, Icc3, Icc6, address can be changed only once while /RAS=VIL. In Icc4, address can be changed maximum once while /CAS=VIH within one EDO mode cycle time tHPC.
- Only tRAS(max.) = 1 μs is applied to refresh of battery backup but tRAS(max.) = 10 μs is to applied to normal functional operation.
- Icc5(max.) = 200 μA, Icc7 and Icc8 are applied to L-part and SL-part only.
- VOH = 2.0V, VOL = 0.8V at AC Functional Test.

AC CHARACTERISTICS

(T_A=0°C to 70°C, V_{cc}=3.3V±10%, V_{ss}=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY51V64804 / HY51V65804						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{RC}	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
2	t _{RWC}	Read-Modify-Write Cycle Time	120	-	140	-	170	-	ns	
3	t _{HPC}	EDO Mode Cycle Time	20	-	25	-	30	-	ns	
4	t _{HPRWC}	EDO Mode Read-Modify-Write Cycle Time	50	-	60	-	75	-	ns	
5	t _{RAC}	Access Time from /RAS	-	50	-	60	-	70	ns	4,5,10,11
6	t _{CAC}	Access Time from /CAS	-	13	-	15	-	20	ns	4,5,10
7	t _{AA}	Access Time from Column Address	-	25	-	30	-	35	ns	4,5,11
8	t _{CPA}	Access Time from /CAS Precharge	-	30	-	35	-	40	ns	4
9	t _{CLZ}	/CAS to Output Low Impedance	0	-	0	-	0	-	ns	3
10	t _{CEZ}	Out Buffer Turn-off delay from /CAS	0	10	0	15	0	15	ns	
11	t _T	Transition Time (Rise and Fall)	2	50	2	50	2	50	ns	4
12	t _{RP}	/RAS Precharge Time	30	-	40	-	50	-	ns	
13	t _{RAS}	/RAS Pulse Width	50	10K	60	10K	70	10K	ns	
14	t _{RASP}	/RAS Pulse Width (EDO Mode)	50	100K	60	100K	70	100K	ns	
15	t _{RSH}	/RAS Hold Time	15	-	15	-	20	-	ns	
16	t _{C_{SH}}	/CAS Hold Time	45	-	55	-	65	-	ns	
17	t _{CAS}	/CAS Pulse Width	8	10K	10	10K	15	10K	ns	
18	t _{RCD}	/RAS to /CAS Delay	15	37	20	45	20	50	ns	10
19	t _{RAD}	/RAS to Column Address Delay Time	10	25	15	30	15	35	ns	11
20	t _{CRP}	/CAS to /RAS Precharge Time	5	-	5	-	5	-	ns	
21	t _{CP}	/CAS Precharge Time	7	-	10	-	10	-	ns	
22	t _{ASR}	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	t _{RAH}	Row Address Hold Time	8	-	10	-	10	-	ns	
24	t _{ASC}	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	t _{CAH}	Column Address Hold Time	8	-	10	-	15	-	ns	
26	t _{AR}	Column Address Hold Time from /RAS	45	-	50	-	55	-	ns	
27	t _{RAL}	Column Address to /RAS Lead Time	25	-	30	-	35	-	ns	
28	t _{RCS}	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	t _{RCH}	Read Command Hold Time Referenced to /CAS	0	-	0	-	0	-	ns	7
30	t _{RRH}	Read Command Hold Time Referenced to /RAS	0	-	0	-	0	-	ns	7
31	t _{WCH}	Write Command Hold Time	10	-	10	-	10	-	ns	
32	t _{WCR}	Write Command Hold Time from /RAS	40	-	45	-	50	-	ns	
33	t _{WP}	Write Command Pulse Width	10	-	10	-	10	-	ns	
34	t _{RWL}	Write Command to /RAS Lead Time	15	-	15	-	20	-	ns	
35	t _{CWL}	Write Command to /CAS Lead Time	8	-	10	-	15	-	ns	
36	t _{DS}	Data-In Set-up Time	0	-	0	-	0	-	ns	8
37	t _{DH}	Data-In Hold Time	10	-	10	-	10	-	ns	8
38	t _{DHR}	Data-In Hold Time Referenced to /RAS	40	-	45	-	50	-	ns	

64M

AC CHARACTERISTICS

(Continued)

#	SYMBOL	PARAMETER	HY51V64804 / HY51V65804						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
39	tREF	Refresh Period (8192 cycles)	-	64	-	64	-	64	ms	12, 13
		Refresh Period (4096 cycles)	-	64	-	64	-	64	ms	12
		Refresh Period (SL-part)	-	128	-	128	-	128	ms	12, 13
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	9
41	tCWD	/CAS to /WE Delay Time	34	-	36	-	45	-	ns	9
42	tRWD	/RAS to /WE Delay Time	70	-	80	-	95	-	ns	9
43	tAWD	Column Address to /WE Delay Time	45	-	50	-	60	-	ns	9
44	tCSR	/CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
45	tCHR	/CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
46	tRPC	/RAS to /CAS Precharge Time	5	-	5	-	5	-	ns	
47	tCPT	/CAS Precharge Time (CBR Counter Test)	25	-	30	-	35	-	ns	
48	tROH	/RAS Hold Time Reference to /OE	0	-	0	-	0	-	ns	
49	tOEA	/OE Access Time	-	13	-	15	-	20	ns	
50	tOED	/OE to Data Delay	13	-	15	-	20	-	ns	
51	tOEZ	Output Buffer Turn Off Delay Time from /OE	0	10	0	15	0	15	ns	6
52	tOEH	/OE Command Hold Time	13	-	15	-	20	-	ns	
53	tCPWD	/WE Delay Time from /CAS Precharge	45	-	54	-	64	-	ns	9
54	tRHCP	/RAS Hold Time from /CAS Precharge	30	-	35	-	40	-	ns	
55	tWRP	/WE to /RAS Precharge Time(CBR cycle)	10	-	10	-	10	-	ns	
56	tWRH	/WE to /RAS Hold Time (CBR cycle)	10	-	10	-	10	-	ns	
57	tWTS	Write Command Set-up Time (Test Mode In)	10	-	10	-	10	-	ns	
58	tWTH	Write Command Hold Time (Test Mode In)	10	-	10	-	10	-	ns	
59	tRASS	/RAS Pulse Width (Self Refresh)	100K	-	100K	-	100K	-	us	
60	tRPS	/RAS Precharge Time (Self Refresh)	100	-	100	-	100	-	ns	
61	tCHS	/CAS Hold Time (Self Refresh)	-50	-	-50	-	-50	-	ns	
62	tDOH	Output Data Hold Time	5	-	5	-	5	-	ns	
63	tREZ	Output Buffer Turn-off Delay from /RAS	0	10	0	15	0	15	ns	6
64	tWEZ	Output Buffer Turn-off Delay from /WE	0	10	0	15	0	15	ns	6
65	tWED	/WE to Data Delay Time	15	-	15	-	15	-	ns	
66	tOEP	/OE Precharge Time	5	-	5	-	5	-	ns	
67	tWPE	/WE Pulse Width (EDO cycle)	5	-	5	-	5	-	ns	
68	tOCH	/OE to /CAS Hold Time	5	-	5	-	5	-	ns	
69	tCHO	/CAS Hold Time to /OE	5	-	5	-	5	-	ns	

TEST MODE

#	SYMBOL	PARAMETER	HY51V64804 / HY51V65804						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	95	-	115	-	135	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	125	-	145	-	175	-	ns	
3	tHPC	EDO Mode Cycle Time	25	-	30	-	35	-	ns	
4	tHPRWC	EDO Mode Read-Modify-Write Cycle Time	55	-	65	-	80	-	ns	
5	tRAC	Access Time from /RAS	-	55	-	65	-	75	ns	4,5,10,11
6	tCAC	Access Time from /CAS	-	18	-	20	-	25	ns	4,5,10
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,5,11
8	tCPA	Access Time from Column Precharge	-	35	-	40	-	45	ns	4
13	tRAS	/RAS Pulse Width	55	10K	65	10K	75	10K	ns	
14	tRASP	/RAS Pulse Width (EDO Mode)	55	100K	65	100K	75	100K	ns	
15	tRSH	/RAS Hold Time	20	-	20	-	25	-	ns	4
16	tCSH	/CAS Hold Time	50	-	60	-	70	-	ns	
17	tCAS	/CAS Pulse Width	13	10K	15	10K	20	10K	ns	
27	tRAL	Column Address to /RAS Lead Time	30	-	35	-	40	-	ns	
41	tCWD	/CAS to /WE Delay Time	39	-	41	-	50	-	ns	
42	tRWD	/RAS to /WE Delay Time	75	-	85	-	100	-	ns	
43	tAWD	Column Address to /WE Delay Time	50	-	55	-	65	-	ns	9
49	tOEA	/OE Access Time	-	18	-	20	-	25	ns	
50	tOED	/OE to Data Delay	18	-	20	-	25	-	ns	
52	tOEH	/OE Command Hold Time	18	-	20	-	25	-	ns	
53	tCPWD	/WE Delay Time from /CAS Precharge	50	-	59	-	69	-	ns	9

The HY51V64(5)804 is a DRAM organized 8Mx8 bit. It is internally organized 2Mx32 bit. In Test Mode, data are written into 8 sectors(each is composed of 8M bits) in parallel, and each sector receive 8 data from 2 DQ's. Column address A8 is not used(with 4K refresh, A9 is not used). If upon reading, 16 bits data from 4 sectors are equal, then the DQ0 indicates '1'. If they are not equal, then the DQ0 indicates '0'. Similarly, with the rest of 4 sectors the DQ4 indicates '1' or '0' according to. Belowing shows the timing diagram of the HY51V64(5)804 to enter Test Mode. In Test Mode, the 8Mx8 DRAM can be tested as if it were a 2Mx32 DRAM. /WE, /CAS-Before-/RAS cycle(Test Mode in cycle) puts the HY51V64(5)804 into Test Mode and /CAS-Before-/RAS or /RAS-only refresh cycle put it back into Normal Mode. In Test Mode, /WE, /CAS-Before-/RAS cycle shall be used for the refresh operation. The Test Mode function reduces test time (1/4 in case of N test pattern).

64M

NOTE

1. An initial pause of 200us is required after power-up followed by 8 /RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 /CAS-before-/RAS initialization cycles instead of 8 /RAS-only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit test mode during initialization.
2. If /RAS=Vss during power-up, the HY51V65804, HY51V64804 could begin an active cycle. This condition results in higher current than necessary current which is demanded from the power supply during power-up.
3. It is recommended that /RAS and /CAS track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current.
4. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min.) and VIL(max.), and are assumed to be 5ns for all inputs.
5. Measured at VOH=2.0V and VOL=0.8V with a load equivalent to 1 TTL loads and 100pF.
6. tWEZ, tREZ, tCEZ and tOEZ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. Either tRCH or tRRH must be satisfied for a read cycle.
8. These parameters are referenced to /CAS leading edge in early write cycles and to /WE leading edge in Read-Modify-Write cycles and late Write cycle.
9. tWCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If tWCS ≥ tWCS(min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If tRWD ≥ tRWD(min.), tCWD ≥ tCWD(min.), tAWD ≥ tAWD(min.), and tCPWD ≥ tCPWD(min.), the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
10. Operation within the tRCD(max.) limit ensures that tRAC(max.) can be met. tRCD(max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC.
11. Operation within the tRAD(max.) limit ensures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(max.) limit, then access time is controlled by tAA.
12. tREF(max.)=128ms is applied to L-parts and SL-parts.
13. A burst of 8192 /CAS-before-/RAS refresh cycles must be executed within 64ms (128ms for L-parts) after exiting self refresh. (CBR refresh & Hidden refresh : 4K cycle/64ms)

CAPACITANCE

(TA=0 °C to 70 °C, Vcc=3.3V ± 10%, Vss=0V, f = 1MHz, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0 - A12)	-	5	pF
CIN1	Input Capacitance (/RAS, /CAS, /WE, /OE)	-	7	pF
CDQ	Data Input /Output Capacitance (DQ0 - DQ7)	-	7	pF