

SE 14C0164R RAD HARD DRAM MICROCUT

CMOS 4M x 4 bit
Dynamic RAM

The diagram illustrates the peripheral circuit of a 256kbit DRAM. A central 'Peripheral Circuit' block is connected to four memory banks. Each bank consists of a 'Sense Amp. & I/O Bus', a '256k Memory Cell Array', and a 'Column Decoder & Driver'. The Peripheral Circuit also connects to four I/O buffers (I/O BUFFER 0, I/O BUFFER 1, I/O BUFFER 2, I/O BUFFER 3) and four I/O pins (I/O 0, I/O 1, I/O 2, I/O 3). Control signals (RAS, CAS, WE, OE) are shown at the top, and Address A0 to A10 is shown at the bottom.




**SPACE
ELECTRONICS
INCORPORATED**

9011241 0000041 T41

Radiation Hardened 14C0164RP

CMOS 24 Pin
4 Megaword x 4 bit Dynamic RAM



Features:

- 4 Megaword x 4 bit Organization
- RAD-PAK® Radiation Hardened Against Natural Space Radiation
- Total Dose Hardness >100 krad (Si)
- Package:
 - 24 Pin RAD-PAK® flat pack (420 mils x 740 mils)
 - Weight - 6.0 grams
 - 24 Pin RAD-PAK® DIP (1.490 mils x 610 mils)
 - Weight - 6.0 grams
- Single 5V ($\pm 10\%$)
- High Speed Access Time
 - 70 ns
- Long Refresh Period
 - 2048 Refresh Cycles: 32ms
- Low Power Dissipation
 - Active Mode: 550mW(max)
 - Standby Mode: 11mW(max),
- Fast Page Mode Capability
- 3 Variations of Refresh
 - RAS-only refresh
 - CAS-before-RAS refresh
 - Hidden refresh
- Test Function
 - 16 Bit Parallel Test Mode
- Screening per TM 5004
- QCI per TM5005

Specifications and design are subject to change without notice.



Aug 1996

9011241 0000042 988

For Further Information Contact:

Space Electronics Inc.

4031 Sorrento Valley Blvd., San Diego, CA 92121

(619) 452-4167 Fax (619) 452-5499

INTERNET: 102005.1635@COMPUSERVE.COM

14C0164RP ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Voltage on Any Pin Relative to Vss	V_T	-1.0	+7.0	V
Supply Voltage Relative to Vss	Vcc	-1.0	+7.0	V
Short Circuit Output Current	Iout		50	mA
Power Dissipation	P_T		1.0	W
Operating Temperature	Topr	0	+70	°C
Storage Temperature	Tstg	-55	+125	°C

14C0164RP RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 to +70°C)

PARAMETER	1/	SYMBOL	MIN	MAX	UNIT
Supply Voltage		Vcc	4.5	5.5	V
Input High Voltage		V_{IH}	2.4	6.5	V
Input Low Voltage		V_{IL}	-1.0	0.8	V

Note:

1/ All voltage referred to Vss.



SPACE ELECTRONICS INC.

9011241 0000043 814

4031 SORRENTO VALLEY BLVD.
SAN DIEGO, CA 92121
PHONE: (619) 452-4167
FAX: (619) 452-5499
INTERNET: 102005.1635@COMPUSERVE.CO

14C0164RP DC ELECTRICAL CHARACTERISTICS
(Ta = 0 to +70 °C, Vcc = 5V ± 10%, Vss = 0V, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Operating Current 2/ 3/	I _{CC1}	t _{RC} = min		100	μA
Standby Current	I _{CC2}	TTL interface RAS, CAS = V _{IH} Dout = High-Z		2	mA
		CMOS interface RAS, CAS > V _{CC} - 0.2V Dout = High-Z		1	
RAS-only Refresh Current 3/	I _{CC3}	t _{RC} = min		100	mA
Standby Current 2/	I _{CC5}	RAS = V _{IH} CAS = V _{IL} Dout = enable		5	mA
CAS-before-RAS Refresh Current	I _{CC6}	t _{RC} = min		100	mA
Fast Page Mode Current 2/ 4/	I _{CC7}	t _{PC} = min		70	mA
Input Leakage Current	I _{LI}	0V ≤ V _{IN} ≤ 7V	-10	10	μA
Output Leakage Current	I _{LO}	0V ≤ V _{out} ≤ 7V Dout = disable	-10	10	μA
Output High Voltage	V _{OH}	High I _{out} = -5mA	2.4	V _{CC}	V
Output Low Voltage	V _{OL}	Low I _{out} = 4.2mA	0	0.4	V

Note:

2/ I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

3/ Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.

4/ Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.

SPACE ELECTRONICS INC.

9011241 0000044 750

4031 SORRENTO VALLEY BLVD.
SAN DIEGO, CA 92121
PHONE: (619) 452-4167
FAX: (619) 452-5499
INTERNET: 102005.1635@COMPUSERVE.COM

14C0164RP CAPACITANCE

(Ta = 25°C, Vcc = 5V ±10%, unless otherwise specified)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Input Capacitance (Address) <u>5/</u>	C _{II}		---	5	pF
Input Capacitance (Clocks) <u>5/</u>	C _{I2}		---	7	pF
Output Capacitance (Data-in, Data-out) <u>5/ 6/</u>	C _{I/O}		---	7	pF

Note:

5/ Capacitance measured with Boonton Meter or effective capacitance measuring method.

6/ CAS = V_{IH} to disable Dout.

14C0164RP AC ELECTRICAL CHARACTERISTICS 7/ 8/ 9/ 25/ 26/

(Ta = 0 to +70°C, Vcc = 5V ±10%, unless otherwise noted)

Read, Write, Read-Modify-Write and Refresh Cycles

PARAMETER	SYMBOL	MIN	MAX	UNIT
Random Read or Write Cycle Time	t _{RC}	130	—	ns
RAS Precharge Time	t _{RP}	50	—	ns
CAS Precharge Time	t _{CP}	10	—	ns
RAS Pulse Width	t _{RAS}	70	10000	ns
CAS Pulse Width	t _{CAS}	18	10000	ns
Row Address Setup Time	t _{ASR}	0	—	ns
Row Address Hold Time	t _{RAH}	10	—	ns
Column Address Setup Time	t _{ASC}	0	—	ns
Column Address Hold Time	t _{CAH}	15	—	ns
RAS to CAS Delay Time <u>10/</u>	t _{RCD}	20	52	ns
RAS to Column Address Delay Time <u>11/</u>	t _{RAD}	15	35	ns
RAS Hold Time	t _{RSH}	18	—	ns
CAS Hold Time	t _{CSH}	70	—	ns
CAS to RAS Precharge Time	t _{CRP}	5	—	ns



SPACE ELECTRONICS INC.

9011241 0000045 697

4031 SORRENTO VALLEY BLVD.

SAN DIEGO, CA 92121

PHONE: (619) 452-4167

FAX: (619) 452-5499

INTERNET: 102005.1635@COMPUSERVE.COM

Read, Write, Read-Modify-Write and Refresh Cycles (continued)

PARAMETER	SYMBOL	MIN	MAX	UNIT
$\overline{\text{OE}}$ to Din Delay Time <u>12/</u>	t_{OED}	18	---	ns
$\overline{\text{OE}}$ Delay Time from Din <u>13/</u>	t_{DZO}	0	---	ns
CAS Delay Time from Din <u>13/</u>	t_{DZC}	0	---	ns
Transition Time (Rise and Fall) <u>14/</u>	t_{T}	3	50	ns

Read Cycle

PARAMETER	SYMBOL	MIN	MAX	UNIT
Access Time from $\overline{\text{RAS}}$ <u>15/ 16/ 27/</u>	t_{RAC}	---	70	ns
Access Time from $\overline{\text{CAS}}$ <u>16/ 17/ 24/ 27/</u>	t_{CAC}	---	18	ns
Access Time from Address <u>16/ 18/ 24/ 27/</u>	t_{AA}	---	35	ns
Access Time from $\overline{\text{OE}}$ <u>16/ 27/</u>	t_{OEA}	---	18	ns
Read Command Setup Time	t_{RCS}	0	---	ns
Read Command Hold Time to $\overline{\text{CAS}}$ <u>19/</u>	t_{RCH}	0	---	ns
Read Command Hold Time to $\overline{\text{RAS}}$ <u>19/</u>	t_{RRH}	0	---	ns
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	---	ns
Column Address to $\overline{\text{CAS}}$ Lead Time	t_{CAL}	35	---	ns
$\overline{\text{CAS}}$ to Output in Low-Z	t_{CLZ}	0	---	ns
Output Data Hold Time	t_{OH}	3	---	ns
Output Data Hold Time from $\overline{\text{OE}}$	t_{OHO}	3	---	ns
Output Buffer Turn-Off Time <u>20/</u>	t_{OFF}	---	15	ns
Output Buffer Turn-Off to $\overline{\text{OE}}$ <u>20/</u>	t_{OEZ}	---	15	ns
$\overline{\text{CAS}}$ to Din Delay Time <u>12/</u>	t_{CDD}	18	---	ns



SPACE ELECTRONICS INC.

9011241 0000046 523

4031 SORRENTO VALLEY BLVD.
 SAN DIEGO, CA 92121
 PHONE: (619) 452-4167
 FAX: (619) 452-5499
 INTERNET: 102005.1635@COMPUSERVE.COM

Write Cycle

PARAMETER	SYMBOL	MIN	MAX	UNIT
Write Command Setup Time <u>21/</u>	t_{WCS}	0	---	ns
Write Command Hold Time	t_{WCH}	15	---	ns
Write Command Pulse Width	t_{WP}	10	---	ns
Write Command to $\overline{RAS}$ Lead Time	t_{RWL}	18	---	ns
Write Command to $\overline{CAS}$ Lead Time	t_{CWL}	18	---	ns
Data-in Setup Time <u>22/</u>	t_{DS}	0	---	ns
Data-in Hold Time <u>22/</u>	t_{DH}	15	---	ns

Read-Modify-Write Cycle

PARAMETER	SYMBOL	MIN	MAX	UNIT
Read-Modify-Write Cycle Time	t_{RWC}	181	---	ns
$\overline{RAS}$ to $\overline{WE}$ Delay Time <u>21/</u>	t_{RWD}	98	---	ns
$\overline{CAS}$ to $\overline{WE}$ Delay Time <u>21/</u>	t_{CWD}	46	---	ns
Column Address to $\overline{WE}$ Delay Time <u>21/</u>	t_{AWD}	63	---	ns
$\overline{OE}$ Hold Time from $\overline{WE}$	t_{OEH}	18	---	ns

Refresh Cycle

PARAMETER	SYMBOL	MIN	MAX	UNIT
$\overline{CAS}$ Setup Time (CBR Refresh Cycle)	t_{CSR}	5	---	ns
$\overline{CAS}$ Hold Time (CBR Refresh Cycle)	t_{CHR}	10	---	ns
$\overline{WE}$ Setup Time (CBR Refresh Cycle)	t_{WRP}	0	---	ns
$\overline{WE}$ Hold Time (CBR Refresh Cycle)	t_{WRH}	10	---	ns
$\overline{RAS}$ Precharge to $\overline{CAS}$ Hold Time	t_{RPC}	0	---	ns



SPACE ELECTRONICS INC.

9011241 0000047 46T

4031 SORRENTO VALLEY BLVD.
 SAN DIEGO, CA 92121
 PHONE: (619) 452-4167
 FAX: (619) 452-5499
 INTERNET: 102005.1635@COMPUSERVE.COM

Fast Page Mode Cycle

PARAMETER	SYMBOL	MIN	MAX	UNIT
Fast Page Mode Cycle Time	t_{PC}	45	---	ns
Fast Page Mode $\overline{RAS}$ Pulse Width <u>23/</u>	t_{RASP}	---	100000	ns
Access Time from $\overline{CAS}$ Precharge <u>16/ 24/ 27/</u>	t_{CPA}	---	40	ns
$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	t_{RASP}	40	---	ns

Fast Page Mode Read-Modify-Write Cycle

PARAMETER	SYMBOL	MIN	MAX	UNIT
Fast Page Mode Read-Modify-Write Cycle Time	t_{PRWC}	96	---	ns
$\overline{WE}$ Delay Time from $\overline{CAS}$ Precharge <u>21/</u>	t_{CPW}	68	---	ns

Test Mode Cycle 27/

PARAMETER	SYMBOL	MIN	MAX	UNIT
Test Mode $\overline{WE}$ Setup Time	t_{WTS}	0	---	ns
Test Mode $\overline{WE}$ Hold Time	t_{WTH}	10	---	ns

Refresh Cycle

PARAMETER	SYMBOL	MIN	MAX	UNIT
Refresh Period <u>28/</u>	t_{REF}		32	ms


SPACE ELECTRONICS INC.

■ 9011241 0000048 3T6 ■

 4031 SORRENTO VALLEY BLVD.
 SAN DIEGO, CA 92121
 PHONE: (619) 452-4167
 FAX: (619) 452-5499
 INTERNET: 102005.1635@COMPUSERVE.COM

Notes:

- 8/ AC measurements assume $t_r = 5$ ns.
- 9/ An initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.
- 10/ Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 11/ Operation with the t_{RAD} (max) limit insures that T_{RAC} (max) can be met, T_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- 12/ Either t_{OED} or t_{CDD} must be satisfied.
- 13/ Either t_{DZO} or t_{DZC} must be satisfied.
- 14/ V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 15/ Assumes that $I_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 16/ Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 17/ Assumes that $t_{RCD} \geq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max).
- 18/ Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \geq t_{RAD}$ (max).
- 19/ Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
- 20/ t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- 21/ t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operations parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), or $t_{CWD} \geq t_{CWD}$ (min), $t_{AWD} \geq t_{AWD}$ (min) and $t_{CPW} \geq t_{CPW}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 22/ These parameters are referred to CAS leading edge in early write cycles and to $\overline{WE}$ leading edge in delayed write or read-modify-write cycles.
- 23/ t_{RASP} defines RAS pulse width in fast page mode cycles.
- 24/ Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA} .
- 25/ In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device. After RAS is reset, if $t_{OEH} \geq t_{CWL}$, the I/O pin will remain open circuit (high impedance); if $t_{OEH} \geq t_{CWL}$, invalid data will be out at each I/O.
- 26/ The 16M DRAM offers a 16-bits time saving parallel test mode. Address CA0 and CA1 for the 4M x 4 are don't care during test mode. Test mode is set by performing $\overline{WE}$ -and-CAS-before RAS (WCBR) cycle. In 16-bits parallel test mode, data is written into 4 bits in parallel at each I/O (I/O1 to I/O4) and read out from each I/O.
- If 4 bits of each I/O are equal (all 1s or 0s), data output pin is a high state during test mode read cycle, then the device has passed. If they are not equal, data output pin is a low state, then the device has failed. Refresh during test mode operation can be performed by normal read cycles or by WCBR refresh cycles. To get out of test mode and enter a normal operation mode, perform either a regular CAS-before-RAS refresh cycle or RAS-only refresh cycle.
- 27/ In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{CPA} is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 28/ 2048 cycles.




SPACE ELECTRONICS INC.

9011241 0000049 232

4031 SORRENTO VALLEY BLVD.
SAN DIEGO, CA 92121
PHONE: (619) 452-4167
FAX: (619) 452-5499
INTERNET: 102005.1635@COMPUSERVE.COM

Read Cycle



Timing diagram for High-Z mode. The diagram shows the relationship between RAS, CAS, Address, WE, and Din signals over time. Key timing parameters are labeled:


- t_{RC} : RAS to CAS delay
- t_{RAS} : RAS pulse width
- t_{RP} : RAS precharge time
- t_{CSH} : CAS setup time
- t_{RSH} : RAS setup time
- t_{CRP} : CAS recovery time
- t_{RCD} : RAS to CAS delay
- t_{CAS} : CAS pulse width
- t_T : Turnaround time
- t_{ASR} : Address setup time
- t_{RAH} : Row address hold time
- t_{ASC} : Address setup time
- t_{CAH} : Column address hold time
- t_{WCS} : Write cycle time
- t_{WCH} : Write cycle time
- t_{DS} : Data setup time
- t_{DH} : Data hold time

The Address bus is divided into Row and Column segments. The WE signal is active low. The Din signal is shown in High-Z mode, indicated by a dashed line and the label "High-Z".


29/  H or L (H: $V_{IH(min)} \leq V_{IN} \leq V_{IN(max)}$, L: $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$)
 Invalid Dout

14C0164RP TIMING WAVEFORMS 29/ (continue)

Delay Write Cycle 25/



Read-Modify-Write Cycle 25/



SPACE ELECTRONICS INC.

9011241 0000051 990

4031 SORRENTO VALLEY BLVD.

SAN DIEGO, CA 92121


PHONE: (619) 452-4167

FAX: (619) 452-5499


INTERNET: 102005.1635@COMPUSERVE.COM

14C0164RP TIMING WAVEFORMS 29/ (continue)

RAS-Only Refresh Cycle



CAS-Before-RAS Refresh Cycle




SPACE ELECTRONICS INC.

9011241 0000052 827


4031 SORRENTO VALLEY BLVD.
 SAN DIEGO, CA 92121
 PHONE: (619) 452-4167
 FAX: (619) 452-5499
 INTERNET: 102005.1635@COMPUSERVE.COM

14C0164RP TIMING WAVEFORMS 29/ (continue)

Hidden Refresh Cycle



Fast Page Mode Read Cycle




4031 SORRENTO VALLEY BLVD.
 SAN DIEGO, CA 92121
 PHONE: (619) 452-4167
 FAX: (619) 452-5499
 INTERNET: 102005.1635@COMPUSERVE.COM

SPACE ELECTRONICS INC.


9011241 0000053 763

14C0164RP TIMING WAVEFORMS 29/ (continue)

Fast Page Mode Early Write Cycle



Fast Page Mode Delayed Write Cycle 25/




SPACE ELECTRONICS INC.

9011241 0000054 6TT

4031 SORRENTO VALLEY BLVD.
 SAN DIEGO, CA 92121
 PHONE: (619) 452-4167
 FAX: (619) 452-5499
 INTERNET: 102005.1635@COMPUSERVE.COM


Fast Page Mode Read-Modify-Write Cycle 25/



Timing diagram for the 6264 16Kbit 256-word 8-bit CMOS EPROM. The diagram shows three signals: RAS, CAS, and WE over time. The RAS signal is a periodic square wave. The CAS signal is a periodic square wave. The WE signal is a pulse that is active low. The diagram is divided into four sections: Set Cycle, Test Mode Cycle, Reset Cycle, and Normal Mode. The Set Cycle is marked with a double asterisk (**). The Test Mode Cycle is marked with a double asterisk (**). The Reset Cycle is marked with a double asterisk (**). The Normal Mode is marked with a double asterisk (**). The diagram shows that the RAS and CAS signals are active low, and the WE signal is active low. The RAS signal is active during the Set Cycle, Test Mode Cycle, and Normal Mode. The CAS signal is active during the Set Cycle, Test Mode Cycle, and Normal Mode. The WE signal is active during the Set Cycle, Test Mode Cycle, and Normal Mode. The diagram shows that the RAS and CAS signals are active low, and the WE signal is active low. The RAS signal is active during the Set Cycle, Test Mode Cycle, and Normal Mode. The CAS signal is active during the Set Cycle, Test Mode Cycle, and Normal Mode. The WE signal is active during the Set Cycle, Test Mode Cycle, and Normal Mode.


* CBR or $\overline{\text{RAS}}$ -only refresh
 ** Address, Din, $\overline{\text{OE}}$: H or L

Test Mode Set Cycle



Test Mode Reset Cycle

CAS-Before-RAS Refresh Cycle



SPACE ELECTRONICS INC.


9011241 0000056 472

4031 SORRENTO VALLEY BLVD.
 SAN DIEGO, CA 92121
 PHONE: (619) 452-4167
 FAX: (619) 452-5499
 INTERNET: 102005.1635@COMPUSERVE.COM

14C0164RP TIMING WAVEFORMS 29/ (continue)

Test Mode Reset Cycle

RAS-Only Refresh Cycle



14C0164RP Package Ordering Guide

Package Style	Case Outline	1/	Description
D	D-24		24 Pin Dual In Line Package
F	F-24		24 Pin Flat Package

Note:

1/ For outline information, see Appendix A (Package Information - Outline Dimension)

4031 SORRENTO VALLEY BLVD.

SAN DIEGO, CA 92121

PHONE: (619) 452-4167

FAX: (619) 452-5499

INTERNET: 102005.1635@COMPUSERVE.COM

SPACE ELECTRONICS INC.

9011241 0000057 309