Quad TTL/NMOS to PECL* Translator

The MC10H351 is a quad translator for interfacing data between a saturated logic section and the PECL section of digital systems when only a +5.0 Vdc power supply is available. The MC10H351 has TTL/NMOS compatible inputs and PECL complementary open—emitter outputs that allow use as an inverting/non–inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the PECL low logic state (\approx +3.2 V) and all inverting outputs to the PECL high logic state (\approx +4.1 V).

The MC10H351 can also be used with the MC10H350 to transmit and receive TTL/NMOS information differentially via balanced twisted pair lines.

- Single +5.0 Power Supply
- · All VCC Pins Isolated On Chip
- Differentially Drive Balanced Lines
- tpd = 1.3 nsec Typical

MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply	VCC	0 to +7.0	Vdc
Input Voltage (V _{CC} = 5.0 V)	VI	0 to V _{CC}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	T _A	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C


ELECTRICAL CHARACTERISTICS (V_{CC} = V_{CC1} = V_{CC2} = 5.0 V ± 5.0%)

		, 00						
		0 °		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply	ECL	1	50		45	1	50	mΑ
Current	TTL	1	20		15	1	20	mA
Reverse Current Pins 7, 8, 12, 14 Pin 9	I _R	1 1	25 100	1 1	20 80	1 1	25 100	μА
Forward Current Pins 7, 8, 12, 14 Pin 9	^I F I		-0.8 -3.2		-0.6 -2.4		-0.8 -3.2	mA
Input Breakdown Voltage	V _{(BR)in}	5.5	_	5.5	-	5.5	_	Vdc
Input Clamp Voltage (I _{in} = -18 mA)	VI	_	-1.5	_	-1.5	-	-1.5	Vdc
High Output Voltage (1)	Vон	3.98	4.16	4.02	4.19	4.08	4.27	Vdc
Low Output Voltage (1)	VOL	3.05	3.37	3.05	3.37	3.05	3.37	Vdc
High Input Voltage	V_{IH}	2.0	_	2.0	_	2.0	_	Vdc
Low Input Voltage	V_{IL}	_	0.8	_	0.8	_	0.8	Vdc


⁽¹⁾ With VCC at 5.0 V. VOH/VOL change 1:1 with VCC. *Positive Emitter Coupled Logic

MC10H351





DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–36 of the Motorola MECL Data Book (DL122/D).

AC PARAMETERS

		0 °		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Propagation Delay (1)	t _{pd}	0.4	2.2	0.4	2.2	0.4	2.1	ns
Rise Time (20% to 80%)	t _r	0.4	1.9	0.4	2.0	0.4	2.1	ns
Fall Time (80% to 20%)	t _f	0.4	1.9	0.4	2.0	0.4	2.1	ns
Maximum Operating Frequency	f _{max}	150	_	150	_	150	_	MHz


⁽¹⁾ Propagation delay is measured on this circuit from +1.5 volts on the input waveform to the 50% point on the output waveform.

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to V_{CC} –2.0 Vdc.


MOTOROLA 2–78


OUTLINE DIMENSIONS



OUTLINE DIMENSIONS

L SUFFIX CERAMIC DIP PACKAGE CASE 732-03 ISSUE E





NOTES:

- LEADS WITHIN 0.010 DIAMETER, TRUE
 POSITION AT SEATING PLANE, AT MAXIMUM
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL 3. DIMENSIONS A AND B INCLUDE MENISCUS.

	INCHES						
DIM	MIN	MAX					
Α	0.940	0.990					
В	0.260	0.295					
С	0.150	0.200					
D	0.015	0.022					
F	0.055	0.065					
G	0.100 BSC						
Н	0.020	0.050					
J	0.008	0.012					

0.125 0.160 0.300 BSC 00 15° **N** 0.010 0.040

P SUFFIX PLASTIC DIP PACKAGE CASE 738-03 **ISSUE E** -A-B С -Tκ SEATING PLANE N **J** 20 PL D 20 PL ⊕ 0.25 (0.010) M T B M ⊕ 0.25 (0.010) M

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	1.010	1.070	25.66	27.17		
В	0.240	0.260	6.10	6.60		
С	0.150	0.180	3.81	4.57		
D	0.015	0.022	0.39	0.55		
E	0.050 BSC		1.27 BSC			
F	0.050	0.070	1.27	1.77		
G	0.100	BSC	2.54 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.140	2.80	3.55		
L	0.300	BSC	7.62	BSC		
M	0°	15°	0°	15°		
N	0.020	0.040	0.51	1.01		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical parameters, including or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454


MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MC10H351/D



The MC10H351 can also be used with the MC10H350 to tr TTL/NMOS information differentially via balanced twisted p

Features:

- Single +5.0 Power Supply
- All V_{CC} Pins Isolated On Chip
- Differentially Drive Balanced Lines
- t_{pd} = 1.3 nsec Typical

Orderable Parts

Action	Orderable Part	Short Desc.	Package Desc.			<u> </u>
N/A	MC10H351FN	TTL, NMOS TO ECL Translator	PLCC	20	<u>775-02</u> /	L
N/A	MC10H351FNR2	Tape and Reel	PLCC	20	<u>775-02</u> /	/
N/A	MC10H351L	TTL, NMOS TO ECL Translator	CDIP		<u>732-03</u>	L
N/A	MC10H351M	TTL, NMOS TO ECL Translator	N/A	N/A	N/A	4
N/A	MC10H351MEL	Tape and Reel	N/A	N/A	N/A	4
N/A	MC10H351ML1	Tape and Reel	N/A	N/A	N/A I	L
N/A	MC10H351MR1	Tape and Reel	N/A	N/A	N/A I	Ĺ
N/A	MC10H351P	TTL, NMOS TO ECL Translator	PDIP	20	<u>738-03</u> /	l

Register | Site Index | Contact Us | Home | China Site

Products | Press Room | Sales | About | Investor | Employment © Semiconductor Components Industries, L.L.C., 1999, 2000. All rights reserved. Terms of use.