

Si827x データ・シート

高過渡電流 (dV/dt) 耐久性の 4 A ISODriver

Si827x アイソレータは、さまざまな電源、インバータ、モータ制御アプリケーションで 使用される電源スイッチの駆動に最適です。Si827x 絶縁ゲート・ドライバは、Silicon Laboratories 独自のシリコン絶縁技術を採用して最大 2.5 kV_{RMS} 耐電圧をサポートし、 UL1577 および VDE0884 規格に適合しています。この技術により、業界をリードするコ モン・モード過渡耐性 (CMTI)、厳しいタイミング仕様、温度と経年によるばらつきの低 減、部品間マッチングの改善、および非常に高い信頼性を実現しています。また、個別 のプルアップ/プルダウン出力、UVLO 障害時のドライバ・シャットダウン、正確なデッ ド・タイム・プログラミングなどの独自の機能も提供します。Si827x シリーズは、フォ トカプラ・ゲート・ドライバと比べて、長い耐用年数と非常に高い信頼性を提供します。

Si827x ドライバは、Silicon Labs 独自のシリコン絶縁技術を採用して最大 2.5 kV_{RMS} 耐 電圧と 60 ns の高速伝搬時間を提供し、UL1577 規格に適合しています。ドライバ出力 は、同じグランドまたは別のグランドに接地することも、正電圧または負電圧に接続す ることもできます。>400 mV ヒステリシスの TTL レベル互換入力を、個々の制御入力 (Si8271/2/3/5) または PWM 入力 (Si8274) の構成で利用できます。高い統合性、低い伝 搬遅延、小さな設置面積、柔軟性、高いコスト効果を特長とする Si827x ファミリは、さ まざまな絶縁型 MOSFET/IGBT および SiC または GaN FET ゲート・ドライブ・アプリ ケーションに最適です。

車載用には特定の製品番号が付けられています。これらの製品は、製造工程のすべての ステップで車載専用のフローを使用して製造されており、車載アプリケーションに必要 な耐久性と低い欠陥品率を実現しています。

産業用アプリケーション

- スイッチ・モード電源
- ソーラー電力インバータ
- モータ制御およびドライブ
- 無停止の電力供給
- ハイパワー D 級アンプ

安全規制の承認

- UL 1577 認定済み
	- ・1 分間で最大 2500 V_{RMS}
- CSA 承認
- · IEC 60950-1 (強化絶縁)
- VDE 適合性保証
	- VDE 0884 Part 10
- CQC 認証の承認
	- GB4943.1-2011

車載アプリケーション

- オンボード・チャージャ
- バッテリ管理システム
-
- トラクション・インバータ
- ハイブリッド電気自動車
- バッテリ電気自動車

主な機能

- シングル、デュアル、またはハイサイド/ロ ーサイド・ドライバ
- シングル PWM またはデュアル・デジタル 入力
- 高い dV/dt 耐久性:
- 200 kV/µs CMTI
- 400 kV/µs ラッチアップ
- スルー・レート・コントロール用の個別の プルアップ/プルダウン出力
- 広い電源範囲:
- 入力電源:2.5 ~ 5.5 V
- ドライバ電源:4.2 ~ 30 V
- 200 ps p-p の超低ジッタ
- 60 ns の伝搬遅延 (最大)
- 専用イネーブル・ピン
- Silicon Labs の高性能絶縁技術: • 業界最先端の耐ノイズ性
- 高速、低遅延、低スキュー
- 非常に高い信頼性
- コンパクトなパッケージ:
- 8 ピン SOIC
- 16 ピン SOIC
- DFN-14(LGA-14 パッケージとピン互 換)
- 広い温度範囲:
- \cdot -40 \sim 125 °C
- AEC-Q100 認定
- 入手可能な車載用 OPN
- AIAG 準拠の PPAP 資料のサポート
- IMDS および CAMDS リストのサポート

• 充電ステーション

1. Ordering Guide

Table 1.1. Si827x Ordering Guide

Note:

1.All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications.

2.All HS/LS drivers have built-in overlap protection while the single and dual drivers do not.

3. "Si" and "SI" are used interchangeably.

4. An "R" at the end of the Ordering Part Number indicates tape and reel option.

Automotive Grade OPNs

Automotive-grade devices are built using automotive-specific flows at all steps in the manufacturing process to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part Approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System (CAMDS) listing. Qualifications are compliant with AEC-Q100, and a zero-defect methodology is maintained throughout definition, design, evaluation, qualification, and mass production steps.

Table 1.2. Ordering Guide for Automotive Grade OPNs1, 2, 4, 5

Note:

1.All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications.

2."Si" and "SI" are used interchangeably.

3. An "R" at the end of the part number denotes tape and reel packaging option.

4. Automotive-Grade devices (with an "–A" suffix) are identical in construction materials, topside marking, and electrical parameters to their Industrial-Grade (with a "–I" suffix) version counterparts. Automotive-Grade products are produced utilizing full automotive process flows and additional statistical process controls throughout the manufacturing flow. The Automotive-Grade part number is included on shipping labels.

5. Additional Ordering Part Numbers may be available in Automotive-Grade. Please contact your local Silicon Labs sales representative for further information.

6. Referring to Section 8 Top Marking, the Manufacturing Code represented by either "RTTTTT" or "TTTTTT" contains as its first character a letter in the range N through Z to indicate Automotive-Grade.

Table of Contents

2. System Overview

Figure 2.1. Si8271 Block Diagram

Figure 2.2. Si8273 Block Diagram

Figure 2.3. Si8274 Block Diagram

Figure 2.4. Si8275 Block Diagram

The operation of an Si827x channel is analogous to that of an optocoupler and gate driver, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si827x channel is shown in the figure below.

Figure 2.5. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 2.6 Modulation Scheme on page 9 for more details.

Figure 2.6. Modulation Scheme

2.1 Typical Operating Characteristics

The typical performance characteristics depicted in the figures below are for information purposes only. Refer to [Table 4.1 Electrical](#page-20-0) [Characteristics on page 21](#page-20-0) for actual specification limits.

Figure 2.7. Rise/Fall Time vs. Supply Voltage Figure 2.8. Propagation Delay vs. Supply Voltage

 10

 $\overline{8}$

 $\,6$

 $\overline{4}$

 \overline{c}

 $\mathbf 0$

 -50

Supply Current (mA)

Figure 2.11. Supply Current vs. Temperature Figure 2.12. Rise/Fall Time vs. Load

Figure 2.15. Output Sink Current vs. Temperature Figure 2.16. Output Source Current vs. Temperature

2.2 Family Overview and Logic Operation During Startup

The Si827x family of isolated drivers consists of single, high-side/low-side, and dual driver configurations.

2.2.1 Products

The table below shows the configuration and functional overview for each product in this family.

Table 2.1. Si827x Family Overview

2.2.2 Device Behavior

The following table consists of truth tables for the Si8273, Si8274, and Si8275 families.

Table 2.2. Si827x Family Truth Table¹

2.An input can power the input die through an internal diode if its source has adequate current.

2.3 Power Supply Connections

Isolation requirements mandate individual supplies for VDDI, VDDA, and VDDB. The decoupling caps for these supplies must be placed as close to the VDD and GND pins of the Si827x as possible. The optimum values for these capacitors depend on load current and the distance between the chip and the regulator that powers it. Low effective series resistance (ESR) capacitors, such as Tantalum, are recommended.

2.4 Power Dissipation Considerations

Proper system design must assure that the Si827x operates within safe thermal limits across the entire load range.The Si827x total power dissipation is the sum of the power dissipated by bias supply current, internal parasitic switching losses, and power dissipated by the series gate resistor and load. The equation below shows total Si827x power dissipation.

$$
P_D = (\text{VDDI})(\text{IDDI}) + 2(\text{IDDx})(\text{VDDx}) + (f)(Q_G)(\text{VDDx}) + \left(\frac{R_P}{R_P + R_G}\right) + \left(f\right)\left(Q_G\right)(\text{VDDx}) + \left(\frac{R_N}{R_N + R_G}\right) + 2f C_{\text{INT}}\text{VDDx}^2
$$

where:

 P_D is the total Si827x device power dissipation (W)

IDDI is the input-side maximum bias current (10 mA)

IDDx is the driver die maximum bias current (4 mA)

 C_{INT} is the internal parasitic capacitance (370 pF)

VDDI is the input-side VDD supply voltage (2.5 to 5.5 V)

VDDx is the driver-side supply voltage (4.2 to 30 V)

f is the switching frequency (Hz)

Q_G is the gate charge of the external FET

RG is the external gate resistor

R_P is the R_{DS(ON)} of the driver pull-up switch (2.7 Ω)

R_N is the R_{DS(ON)} of the driver pull-down switch (1 Ω)

Equation 1

For example, the total power dissipation for an application can be found using Equation 1 and the following application-specific values:

 $VDDI = 5.0 V$ $VDDx = 12 V$ f = 350 kHz $R_G = 22 \Omega$ $Q_G = 25 nC$

With these application-specific values, Equation 1 yields $\ P_D$ = 199 mW .

The driver junction temperature is calculated using Equation 2, shown below.

$$
T_J = P_D \times \theta_{JA} + T_A
$$

where:

 P_D is the total Si827x device power dissipation (W), as determined by Equation 1.

 θ_{JA} is the thermal resistance from junction to air (°C/W)

 T_A is the ambient temperature (°C)

Equation 2

Continuing the example above, the driver junction temperature can be determined using the result of Equation 1 and Equation 2 with the following application-specific values:

$$
\theta_{JA} = 66 \degree C/W
$$

$$
T_A = 20 \text{ °C}
$$

With these application-specific values, Equation 2 yields $T_J = 33.1 \text{ }^{\circ} \text{C}$.

The maximum power dissipation allowable for the Si827x, for any given application, is a function of the package thermal resistance, ambient temperature, and maximum allowable junction temperature, as shown in Equation 3 below.

$$
P_{D(MAX)} \le \frac{T_{J(MAX)} - T_A}{\theta_{JA}}
$$

where:

 $P_{D(MAX)}$ is the maximum Si827x power dissipation (W)

 $T_{J(MAX)}$ is the maximum Si827x junction temperature (150 °C)

 T_A is the ambient temperature (°C)

θJA is the Si827x junction-to-air thermal resistance (°C/W)

Equation 3

Continuing our example from the previous page and using the results of Equation 1 and Equation 2 as inputs to Equation 3, along with the example values of T_A and θ_{JA} previously given, yields a maximum allowable power dissipation of 1.97 W.

Maximum allowable gate charge as a function of switching frequency is found by substituting the maximum allowable power dissipation limit and the appropriate data sheet values from [Table 4.1 Electrical Characteristics on page 21](#page-20-0) into Equation 1 and simplifying. For our example, the result is Equation 4, which assumes VDDI = 5 V and VDDA = VDDB = 12 V, and can be easily charted to visualize design constraints as is demonstrated by Figure 2.17 below.

$$
Q_{G(MAX)} = \frac{0.995}{f} - 1.06 \times 10^{-7}
$$

Equation 4

Figure 2.17. Maximum Gate Charge vs. Switching Frequency

2.5 Layout Considerations

It is most important to minimize ringing in the drive path and noise on the Si827x VDD lines. Care must be taken to minimize parasitic inductance in these paths by locating the Si827x as close to the device it is driving as possible. In addition, the VDD supply and ground trace paths must be kept short. For this reason, the use of power and ground planes is highly recommended. A split ground plane system having separate ground and VDD planes for power devices and small signal components provides the best overall noise performance.

2.6 Undervoltage Lockout Operation

Device behavior during start-up, normal operation and shutdown is shown in the [Figure 2.18 on page 16](#page-15-0), where UVLO+ and UVLOare the positive-going and negative-going thresholds respectively.

It's important to note that the driver outputs (VO) will default to a low output state when the input side power supply (VDDI) is not present, but the output side power supply (VDDx) is present.

2.6.1 Device Startup

Driver outputs (VO) are held low during power-up until the device power supplies are above the UVLO threshold for time period t_{START}. Following this, the outputs follow the state of device inputs (VI).

2.6.2 Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when the device power supplies are below their specified operating circuits range. The input (control) side, and each driver on the output side, have their own undervoltage lockout monitors.

The Si827x input side enters UVLO when VDDI < VDDI_{UV}-, and exits UVLO when VDDI > VDDI_{UV+}. The driver output (VO) remains low when the input side of the Si827x is in UVLO and VDDx is within tolerance. Each driver output can enter or exit UVLO independently. For example, VOA unconditionally enters UVLO when VDDA falls below VDDA_{UV–} and exits UVLO when VDDA rises above VDDAUV+.

The UVLO circuit unconditionally drives VO low when VDDx is below the lockout threshold. Upon power up, the Si827x is maintained in UVLO until VDDx rises above VDDx_{UV+}. During power down, the Si827x enters UVLO when VDDx falls below VDDx_{UV–}. Please refer to spec tables for UVLO values.

Figure 2.18. Device Behavior during Normal Operation and Shutdown

2.6.3 Control Inputs

VIA, VIB, and PWM inputs are high-true, TTL level-compatible logic inputs. A logic high signal on VIA or VIB causes the corresponding output to go high. For PWM input versions (Si8274), VOA is high and VOB is low when the PWM input is high, and VOA is low and VOB is high when the PWM input is low.

2.6.4 Enable Input

When brought low, the ENABLE input unconditionally drives VOA and VOB low regardless of the states of VIA and VIB. Device operation terminates within t_{SD} after ENABLE = V_{IL} and resumes within t_{RESTART} after ENABLE = V_{IH}. The ENABLE input has no effect if VDDI is below its UVLO level (i.e., VOA, VOB remain low).

2.7 Overlap Protection and Programmable Dead Time

Overlap protection prevents the two driver outputs from both going high at the same time. Programmable dead time control sets the amount of time between one output going low and the other output going high.

All drivers configured as high-side/low-side pairs with separate inputs (Si8273x) have overlap protection. See Figure 2.19 on page 17 and Table 2.3 on page 17. Drivers controlled with a single input (Si8274x) have inherit overlap protection by virtue of one driver being active high and the other being active low with respect to the PWM input.

Figure 2.19. Input and Output Waveforms for Si8273x Drivers

All high-side/low-side drivers with a single PWM input (Si8274x) include programmable dead time, which adds a user-programmable delay between transitions of VOA and VOB. When enabled, dead time is present on all transitions. The amount of dead time delay (DT) is programmed by a single resistor (RDT) connected from the DT input to ground per the equation below. Note that the dead time pin should be connected to GNDI through a resistor between the values of 6 kΩ and 100 kΩ. A filter capacitor of 100 pF in parallel with RDT is recommended. See [Figure 2.20 on page 18](#page-17-0) below.

DT = 2.02 × RDT + 7.77 (for 10-200 ns range)

DT = 6.06 × RDT + 3.84 (for 20-700 ns range)

where:

DT is the dead time (ns)

RDT is the dead time programming resistor (kΩ)

Equation 4

Typical Dead Time Operation

Figure 2.20. Dead-Time Waveforms for Si8274x Drivers

2.8 Deglitch Feature

A deglitch feature is provided on some options, as defined in the [1. Ordering Guide](#page-1-0). The internal deglitch circuit provides an internal time delay of 15 ns typical, during which any noise is ignored and will not pass through the IC. For these product options, the propagation delay will be extended by 15 ns, as specified in the spec table.

3. Applications

The following examples illustrate typical circuit configurations using the Si827x.

3.1 High-Side/Low-Side Driver

In the figure below, side A shows the Si8273 controlled using the VIA and VIB input signals, and side B shows the Si8274 controlled by a single PWM signal.

Figure 3.1. Si827x in Half-Bridge Application

For both cases, D1 and CB form a conventional bootstrap circuit that allows VOA to operate as a high-side driver for Q1, which has a maximum drain voltage of 1500 V. VOB is connected as a conventional low-side driver. Note that the input side of the Si827x requires VDDI in the range of 2.5 to 5.5 V, while the VDDA and VDDB output side supplies must be between 4.2 and 30 V with respect to their respective grounds. The boot-strap start up time will depend on the CB capacitor chosen. VDD is usually the same as VDDB. Also, note that the bypass capacitors on the Si827x should be located as close to the chip as possible. Moreover, it is recommended that bypass capacitors be used (as shown in the figures above for input and driver side) to reduce high frequency noise and maximize performance. The outputs VOA and VOB can be used interchangeably as high side or low side drivers.

3.2 Dual Driver

The figure below shows the Si827x configured as a dual driver. Note that the drain voltages of Q1 and Q2 can be referenced to a common ground or to different grounds with as much as 1500 V dc between them.

Figure 3.2. Si827x in a Dual Driver Application

Because each output driver resides on its own die, the relative voltage polarities of VOA and VOB can reverse without damaging the driver. That is, the voltage at VOA can be higher or lower than that of VOB by VDD without damaging the driver. Therefore, a dual driver in a high-side/low-side drive application can use either VOA or VOB as the high side driver. Similarly, a dual driver can operate as a dual low-side or dual high-side driver and is unaffected by static or dynamic voltage polarity changes.

4. Electrical Specifications

Table 4.1. Electrical Characteristics

VDDI = 2.5 to 5.5 V; VDDx - GNDx = 4.2 to 30 V; T_A = -40 to +125 °C

Typical specifications at VDDI = 5 V; VDDx - GNDx = 15 V; T_A = 25 °C unless otherwise noted

Notes:

1. The symbols VDD, VDDA and VDDB all refer to the driver supply voltage, but reflect the different pin names used for the supply on different product options. Specifications that apply to the driver supply voltage are also referred to as VDDx in this data sheet.

2. The symbols IDD, IDDA and IDDB all refer to the driver supply current, but reflect the different pin names used for the supply on different product options. Specifications that apply to the driver supply current are also referred to as IDDx in this data sheet.

4.1 Test Circuits

The figures below depict sink current, source current, and common-mode transient immunity test circuits.

Figure 4.1. IOL Sink Current Test Circuit

Figure 4.2. IOH Source Current Test Circuit

4.2 Regulatory Information (Pending)

Table 4.2. Regulatory Information1,2

CSA

The Si827x is certified under CSA. For more details, see Master Contract Number 232873.

60950-1: Up to 125 V_{RMS} reinforced insulation working voltage; up to 600 V_{RMS} basic insulation working voltage.

VDE

The Si827x is certified according to VDE 0884-10. For more details, see Certificate 40018443.

VDE 0884-10: Up to 630 V_{peak} for basic insulation working voltage.

UL

The Si827x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 2500 V_{RMS} isolation voltage for basic protection.

CQC

The Si827x is certified under GB4943.1-2011. For more details, see Certificates CQC 16001160284 and CQC 17001177887.

Rated up to 250 V_{RMS} basic insulation working voltage.

1. Regulatory Certifications apply to 2.5 kV_{RMS} rated devices which are production tested to 3.0 kV_{RMS} for 1 sec.

2. For more information, see [1. Ordering Guide](#page-1-0).

Table 4.3. Insulation and Safety-Related Specifications

Notes:

1. To determine resistance and capacitance, the Si827x is converted into a 2-terminal device. All pins on side 1 are shorted to create terminal 1, and all pins on side 2 are shorted to create terminal 2. The parameters are then measured between these two terminals.

2. Measured from input pin to ground.

Table 4.4. IEC 60664-1 Ratings

Table 4.5. VDE 0884 Insulation Characteristics¹

Table 4.6. IEC Safety Limiting Values¹

Figure 4.4. NB SOIC-8 Thermal Derating Curve, Dependence of Safety Limiting Values per VDE

Figure 4.5. NB SOIC-16 Thermal Derating Curve, Dependence of Safety Limiting Values per VDE

Figure 4.6. DFN-14 Thermal Derating Curve, Dependence of Safety Limiting Values per VDE

Table 4.8. Absolute Maximum Ratings¹

Note:

1.Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions specified in the operational sections of this data sheet.

2. Transient voltage pulse repeatable at 200 kHz.

5. Pin Descriptions

5.1 Si8271 Pin Descriptions

Figure 5.1. Pin Assignments Si8271

5.2 Si8273/75 Pin Descriptions

Figure 5.2. Pin Assignments Si8273/5

Figure 5.3. Pin Assignments Si8274

Table 5.3. Si8274 Pin Descriptions

6. Package Outlines

6.1 Package Outline: 16-Pin Narrow-Body SOIC

The figure below illustrates the package details for the Si827x in a 16-pin narrow-body SOIC (SO-16). The table below lists the values for the dimensions shown in the illustration.

Figure 6.1. 16-pin Small Outline Integrated Circuit (SOIC) Package

Table 6.1. Package Diagram Dimensions

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6.2 Package Outline: 8-Pin Narrow Body SOIC

The figure below illustrates the package details for the Si827x in an 8-pin narrow-body SOIC package. The table below lists the values for the dimensions shown in the illustration.

SIDE VIEW

 $\overline{\mathsf{--A-}}$

D

SEE DETAIL A

END VIEW

SEATING PLANE

 $A₁$

Table 6.2. 8-Pin Narrow Body SOIC Package Diagram Dimensions

6.3 Package Outline: 14-Pin DFN

The figure below illustrates the package details for the Si827x in an DFN outline. The table below lists the values for the dimensions shown in the illustration.

Figure 6.3. Si827x 14-pin DFN Outline

Table 6.3. Package Diagram Dimensions

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

7. Land Patterns

7.1 Land Pattern: 16-Pin Narrow Body SOIC

The figure below illustrates the recommended land pattern details for the Si827x in a 16-pin narrow-body SOIC. The table below lists the values for the dimensions shown in the illustration.

Figure 7.1. 16-Pin Narrow Body SOIC PCB Land Pattern

Notes:

1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion). 2.All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

7.2 Land Pattern: 8-Pin Narrow Body SOIC

The figure below illustrates the recommended land pattern details for the Si827x in an 8-pin narrow-body SOIC. The table below lists the values for the dimensions shown in the illustration.

Figure 7.2. 8-Pin Narrow Body SOIC Land Pattern

1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion). 2.All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

7.3 Land Pattern: 14-Pin DFN

The figure below illustrates the recommended land pattern details for the Si827x in a 14-pin DFN. The table below lists the values for the dimensions shown in the illustration.

Figure 7.3. 14-Pin DFN Land Pattern

Notes:

- 1.All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.
- 4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125 mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8. Top Markings

8.1 Si827x Top Marking (16-Pin Narrow Body SOIC)

Table 8.1. Top Marking Explanation (16-Pin Narrow Body SOIC)

Note:

1. Characters W and/or X are optional and may be missing from the marking line. When missing, the remaining characters are rightjustified on the marking line.

Note:

1. Characters W and/or X are optional and may be missing from the marking line. When missing, the remaining characters are rightjustified on the marking line.

8.3 Si827x Top Marking (14-Pin DFN)

Table 8.3. Top Marking Explanation (14-Pin DFN)

Note:

1. Characters W and/or X are optional and may be missing from the marking line. When missing, the remaining characters are rightjustified on the marking line.

9. Revision History

Revision 1.05

September 2020

• Added Si8271GB-AS to [Table 1.2 Ordering Guide for Automotive Grade OPNs](#page-3-0)

Revision 1.04

May 2020

- Adjusted industrial ordering guide to group by isolation rating.
- Added 8 new OPNs rated at 1 kV_{RMS} to the [Table 1.1 on page 2](#page-1-0).
- Added Si8273GB-IM1 to [Table 1.1 on page 2](#page-1-0).
- Added footnotes section to [Table 1.1 on page 2](#page-1-0) and appropriate footnotes.
- Removed duplicate Si8273BB-IS1 line in the [Table 1.1 on page 2.](#page-1-0)
- The QFN package was renamed to DFN throughout the document and pin count naming was unified with SOIC packages.
- Updated and unified style and naming conventions throughout the document.
- Edited CQC basic working voltage rating from 600 V to 250 V and removed the reinforced working voltage rating in [Table 4.2 on](#page-24-0) [page 25.](#page-24-0)
- Edited [Table 4.8 on page 30](#page-29-0) and clarified negative transient tolerance specification.
- Edited the Top Marking Explanation tables in [8. Top Markings](#page-41-0) and added a footnote clarifying how optional characters are represented.
- Removed "component notice 5A" from CSA certification descriptions in [Table 4.2 on page 25](#page-24-0).
- Added "-2011" to CQC certification descriptions in [Table 4.2 on page 25](#page-24-0).
- Corrected Dead-Time Adjustable Range on Si8274DB1-AS1 to 10-100 ns in [Table 1.1 on page 2.](#page-1-0)
- Updated diagrams in [2. System Overview](#page-6-0) to improve readability.
- Updated application diagrams in [3. Applications](#page-18-0) to improve readability and to follow updated naming conventions.
- Corrected IC Junction-to-Air Thermal Resistance (\emptyset_{JA}) specifications for all packages in [Table 4.7 on page 28](#page-27-0).
- Clarified [Figure 4.1 on page 24,](#page-23-0) [Figure 4.2 on page 24,](#page-23-0) and [Figure 4.3 on page 25.](#page-24-0)
- Updated thermal derating curves, power dissipation example, and safety input current specifications and test conditions for all packages based on new \varnothing_{JA} specifications.
- Added a new thermal derating curve for the DFN-14 package ([Figure 4.6 on page 29\)](#page-28-0) based on the new \emptyset _{JA} specification.
- Clarified, reorganized, and updated the [2.4 Power Dissipation Considerations](#page-12-0) section.
- [Figure 6.3 on page 38](#page-37-0) and [Table 6.3 on page 38](#page-37-0) were edited and clarified.
- Footnote 3 was removed from [Table 6.3 on page 38](#page-37-0).
- Removed the single driver option from Line 1 Marking row in [Table 8.3 on page 45](#page-44-0)
- Reorganized and clarified [2.7 Overlap Protection and Programmable Dead Time](#page-16-0)
- Clarified conditions for typical specifications in [Table 4.1 Electrical Characteristics on page 21](#page-20-0)

Revision 1.03

October, 2019

• Added Si8275BB-AS1 and Si8275GB-AS1 to [Table 1.2 Ordering Guide for Automotive Grade OPNs on page 4](#page-3-0).

Revision 1.02

June, 2019

• Updated [Table 1.1 Si827x Ordering Guide on page 2.](#page-1-0)

Revision 1.01

April, 2019

• Added Si8271AB-AS and Si8274BB4D-AS1 to [Table 1.2 Ordering Guide for Automotive Grade OPNs on page 4.](#page-3-0)

Revision 1.0

May, 2018

- Replaced references and descriptions of LGA package with QFN package throughout the data sheet.
- Updated OPNs with LGA package denoted by -IM suffix to QFN packages denoted by -IM1 suffix in the [Ordering Guide.](#page-1-0)
- Added Si8274DB1-AS1 OPN to [Table 1.2 Ordering Guide for Automotive Grade OPNs on page 4.](#page-3-0)
- Added Note 6 to [Table 1.2 Ordering Guide for Automotive Grade OPNs on page 4](#page-3-0) referring to Top Markings for Automotive Grade parts.
- Updated Equation 3 and the chart generated by Equation 3 in [Figure 2.17 Max Load vs. Switching Frequency on page 15.](#page-14-0)
- Corrected power dissipation example calculations in [Power Dissipation Considerations](#page-12-0).
- Updated [Package Outline: 14 LD QFN](#page-37-0) with new QFN package outline drawing and updated [Table 6.3 Package Diagram Dimen](#page-37-0)[sions on page 38](#page-37-0) with QFN package dimensions.
- Updated [Table 4.2 Regulatory Information on page 25](#page-24-0) with certification information.
- Updated [Table 4.3 Insulation and Safety-Related Specifications on page 26](#page-25-0) symbols and clarified parameters.
- Added Surge Voltage specification to [Table 4.5 VDE 0884 Insulation Characteristics on page 27](#page-26-0).
- Updated description of [Figure 4.5 NB SOIC-16, QFN-14 Thermal Derating Curve on page 28](#page-27-0) and [Figure 4.4 NB SOIC-8 Thermal](#page-27-0) [Derating Curve on page 28](#page-27-0).

Revision 0.6

December, 2017

- Updated [Figure 2.12 Rise/Fall Time vs. Load on page 10](#page-9-0).
- Updated [Table 4.1 Electrical Characteristics on page 21.](#page-20-0)
	- Added "(no load)" under IDDx specification test condition.
	- Added t_{SD} and t_{RESTAT} specs.
- Corrected storage temp and power dissipation for SOIC-8 package in [Table 4.6 IEC Safety Limiting Values](#page-26-0)**[1](#page-26-0)** on page 27.
- Added footnote about VO+ and VOA/VOB voltages with respect to ground in [Table 4.8 Absolute Maximum Ratings](#page-29-0)**[1](#page-29-0)** on page 30 with improvement from other pins.
- Added new table to Ordering Guide for Automotive-Grade OPN options.

Revision 0.5

February, 2016

• Initial release.

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com