



Integrated Device Technology, Inc.

**2 x 16K x 60 DATA/INSTRUCTION
WITH RESETTABLE TAG/VALID
CACHE MODULE FOR IDT79R3000
CPU (MULTIPROCESSOR)**

IDT7MB6061

FEATURES:

- High-speed 240K-Byte CMOS static RAM module constructed to support the IDT79R3000 CPU, in a multi-processor system as a complete data and instruction cache
- Additional data and instruction address invalidation latches on-board to facilitate use in a multi-processor system
- **RESET** pin invalidates instruction cache in one operation
- Operating frequencies to support 12MHz, 16.7MHz, 20MHz, 25MHz and 33MHz IDT79R3000
- Available in a high density, low profile 120-pin QIP (Quad In-Line Package)
- Surface mounted SOs on a multilayer epoxy substrate
- Multiple ground pins for maximum noise immunity
- TTL compatible I/Os
- Single 5V (±10%) power supply

DESCRIPTION:

The IDT7MB6061 is a 240K-byte high-speed CMOS static RAM cache module constructed on a multilayer epoxy substrate (FR-4). The data cache uses the IDT6198 (16K x 4) SRAMs while the instruction cache uses both the IDT6198 and the IDT6178 (4K x 4) Resettable SRAMs; both cache sharing the 60-bit data bus.

Both cache also have a set of IDT74FCT373 latches to interface with the address bus. The data cache has an additional set of latches so each processor within the multiprocessor system has the ability to invalidate the data cache.

The instruction cache uses the IDT6178 (4K x 4) Cache Tag SRAMs for D36-D59. These bits cover the Tag and Valid bit fields. Address bits A2-A13 are used for this portion of the instruction cache (i.e. there are four words per line in this cache). Asserting **RESET** will clear D36-D59 to zeros in a single operation.

All inputs and outputs of the IDT7MB6061 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

PIN CONFIGURATION

GND	1	61	GND	GND	120	60	VCC
D0	2	62	D1	D58	119	59	D59
D2	3	63	D3	D56	118	58	D57
D4	4	64	D5	D54	117	57	D55
D6	5	65	D7	D52	116	56	D53
WE1	6	66	OE1	WE4	115	55	OE4
CS1	7	67	VCC	GND	114	54	GND
D8	8	68	D9	D50	113	53	D51
D10	9	69	D11	D48	112	52	D49
P1A0	10	70	P1A1	P2A0	111	51	P2A1
P1A2	11	71	P1A3	P2A2	110	50	P2A3
P1A4	12	72	P1A5	P2A4	109	49	P2A5
P1LE1	13	73	P1LE2	P2LE1	108	48	GND
P1A6	14	74	P1A7	P2A6	107	47	P2A7
P1A8	15	75	P1A9	P2A8	106	46	P2A9
P1A10	16	76	P1A11	P2A10	105	45	P2A11
P1A12	17	77	P1A13	P2A12	104	44	P2A13
P1OE1	18	78	GND	P21OE1	103	43	RESET
D12	19	79	D13	D46	102	42	D47
D14	20	80	D15	D44	101	41	D45
D16	21	81	D17	D42	100	40	D43
D18	22	82	D19	D40	99	39	D41
WE2	23	83	OE2	WE3	98	38	OE3
GND	24	84	GND	VCC	97	37	CS2
D20	25	85	D21	D38	96	36	D39
D22	26	86	D23	D36	95	35	D37
D24	27	87	D25	D34	94	34	D35
D26	28	88	D27	D32	93	33	D33
D28	29	89	D29	D30	92	32	D31
VCC	30	90	VCC	VCC	91	31	GND

QIP
TOP VIEW

2755 drw 02

PIN NAMES

D0-D59	Data Inputs/Outputs
P1A0-P1A11	Address Inputs
P2A0-P2A11	Invalidate Address
P1LE1	Data Address Latch Enable
P1LE2	Instruction Address Latch Enable
P1OE	Data Address Enable
P2OE	Instruction Address Enable
P2LE	Invalidate Data Address Latch Enable
RESET1	Data Cache Reset
RESET2	Instruction Cache Reset
WE1-WE4	Write Enables
OE1-OE4	Output Enables
GND	Ground
Vcc	Power Supply

2755 01 01

NOTE:

1. For module dimensions, please refer to drawing M27 in the packaging section.

CEMOS is a trademark of Integrated Device Technology Inc.

COMMERCIAL TEMPERATURE RANGE


SEPTEMBER 1990

IDT7MB6061 2 x 16K x 60 DATA/INSTRUCTION WITH
RESETTABLE TAG/VALID CACHE MODULE FOR IDT79R3000 CPU


COMMERCIAL TEMPERATURE RANGE

T-46-23-37

FUNCTIONAL BLOCK DIAGRAM
DATA CACHE



INSTRUCTION CACHE



2755 drw 01



IDT7MB6061 2 x 16K x 60 DATA/INSTRUCTION WITH
 RESETTABLE TAG/VALID CACHE MODULE FOR IDT79R3000 CPU

COMMERCIAL TEMPERATURE RANGE

T-46-23-37

**RECOMMENDED DC OPERATING
 CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 2755 tbl 04
 1. V_{IL} = -3.0V for pulse width less than 20ns.

CAPACITANCE

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
C _{IN(D)}	Input Capacitance (Data)	V _{IN} = 0V	20	pF
C _{IN(A)}	Input Capacitance (Address)	V _{IN} = 0V	40	pF
C _{IN(C)}	Input Capacitance (OE, WE)	V _{IN} = 0V	50	pF
C _{IN(C)}	Input Capacitance (CS)	V _{IN} = 0V	100	pF
C _{IN(C)}	Input Capacitance (LE, P _X OE)	V _{IN} = 0V	30	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	20	pF

NOTE: 2755 tbl 03
 1. This parameter is guaranteed by design, but not tested.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE: 2755 tbl 02
 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING
 TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5V ± 10%

2755 tbl 05

T-46-23-37

IDT7MB6061 2 x 16K x 60 DATA/INSTRUCTION WITH
RESETTABLE TAG/VALID CACHE MODULE FOR IDT79R3000 CPU

COMMERCIAL TEMPERATURE RANGE

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2755 bl 06




Figure 1. Output Load




Figure 2. Output Load
(for tOLZ and tOHZ)

* Including scope and jig.

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	12MHz		16.7MHz		20MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
ILI	Input Leakage	VCC = Max., VIN = GND to VCC	—	20	—	20	—	20	μA
ILO	Output Leakage	VCC = Max., CS = VIH, VOUT = GND to VCC	—	10	—	10	—	10	μA
Icc1	Operating Current	f = 0, CS = VIL; VCC = Max., Outputs Open	—	2925	—	2925	—	2925	mA
Icc2	Dynamic Operating Current	VCC = Max., CS = VIL; f = fMAX, Outputs Open	—	3850	—	3900	—	4150	mA
ISB1	Full Standby Supply Current	CS ≥ VCC - 0.2V, VIN ≥ VCC - 0.2V or ≤ 0.2V	—	450	—	450	—	450	mA
ISB	Standby Power Supply Current	VCC = Max., CS ≥ VIH; f = fMAX, Outputs Open	—	1300	—	1425	—	1575	mA
VOH	Output High Voltage	VCC = Min., IOH = -4mA	2.4	—	2.4	—	2.4	—	V
VOL	Output Low Voltage	VCC = Min., IOL = 8mA	—	0.4	—	0.4	—	0.4	V

NOTE:

1. Icc1, Icc2 in the case for all devices selected (i.e. both instruction and data cache selected).

2755 bl 07

DC ELECTRICAL CHARACTERISTICS (Continued)

(VCC = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	25MHz		33MHz		Unit
			Min.	Max.	Min.	Max.	
ILI	Input Leakage	VCC = Max., VIN = GND to VCC	—	20	—	20	μA
ILO	Output Leakage	VCC = Max., CS = VIH, VOUT = GND to VCC	—	10	—	10	μA
Icc1	Operating Current	f = 0, CS = VIL; VCC = Max., Outputs Open	—	3400	—	3700	mA
Icc2	Dynamic Operating Current	VCC = Max., CS = VIL; f = fMAX, Outputs Open	—	4675	—	4900	mA
ISB1	Full Standby Supply Current	CS ≥ VCC - 0.2V, VIN ≥ VCC - 0.2V or ≤ 0.2V	—	600	—	960	mA
ISB	Standby Power Supply Current	VCC = Max., CS ≥ VIH; f = fMAX, Outputs Open	—	1700	—	2000	mA
VOH	Output High Voltage	VCC = Min., IOH = -4mA	2.4	—	2.4	—	V
VOL	Output Low Voltage	VCC = Min., IOL = 8mA	—	0.4	—	0.4	V

NOTE:

1. Icc1, Icc2 in the case for all devices selected (i.e. both instruction and data cache selected).

2755 bl 08

IDT7MB6061 2 x 16K x 60 DATA/INSTRUCTION WITH
 RESETTABLE TAG/VALID CACHE MODULE FOR IDT79R3000 CPU

COMMERCIAL TEMPERATURE RANGE

AC ELECTRICAL CHARACTERISTICS

T-46-23-37

(VCC = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	12MHz		16.7MHz		20MHz		25MHz		33MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
tLE	Latch Enable Width	6	—	6	—	6	—	6	—	6	—	ns
tAS	Address Setup Time to LE	2	—	2	—	2	—	2	—	2	—	ns
tAH	Address Hold Time from LE	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
tAA ⁽²⁾	Address Access Time	—	45	—	35	—	30	—	25	—	20	ns
tACS	Chip Select Time	—	40	—	30	—	25	—	20	—	15	ns
tOE ⁽³⁾	Output Enable to Output Valid	—	22	—	17	—	11	—	8	—	5	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	2	16	2	14	2	10	2	8	2	6	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
WRITE CYCLE												
tLE	Latch Enable Width	6	—	6	—	6	—	6	—	6	—	ns
tAS	Address Setup Time to LE	2	—	2	—	2	—	2	—	2	—	ns
tAH	Address Hold Time to LE	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
tAW ⁽²⁾	Address Valid to End of Write	40	—	30	—	25	—	23	—	20	—	ns
tCW	Chip Select to End of Write	35	—	25	—	20	—	18	—	15	—	ns
tWP	Write Pulse Width	30	—	25	—	20	—	17	—	12	—	ns
tDW	Data Valid to End of Write	20	—	13	—	13	—	11	—	8	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
tLOE ⁽⁴⁾	Latch Output Enable	—	7	—	7	—	7	—	7	—	7	ns
RESET CYCLE												
tCLPW	RESET Pulse Width	40	—	40	—	30	—	30	—	25	—	ns
tCLRC	RESET High to WE ₄ Low	5	—	5	—	5	—	5	—	5	—	ns


NOTE:

1. This parameter is guaranteed by design, but not tested.
2. LE asserted.
3. OE₁, OE₂, OE₃, OE₄.
4. P1OE1 and P2OE1.

2755 b1 09

TIMING WAVEFORM OF READ CYCLE⁽¹⁾

T-46-23-37




2755 drw 04

NOTE:


1. Assume \overline{WE} is active high throughout this cycle.
2. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE



2755 drw 05

TIMING WAVEFORM OF RESET CYCLE



2755 drw 06




IDT7MB6061 2 x 16K x 60 DATA/INSTRUCTION WITH
RESETTABLE TAG/VALID CACHE MODULE FOR IDT79R3000 CPU

COMMERCIAL TEMPERATURE RANGE

ORDERING INFORMATION

T-46-23-37



2755 drw 08