


DESCRIPTION:

The DPV3232VA is a 66-pin Pin Grid Array (PGA) consisting of four 32K x 8 UVEPROM devices in ceramic LCC packages surface mounted on a co-fired ceramic substrate with matched thermal coefficients. The LCCs are mounted in a rotary pattern resulting in the smallest possible module outline.

The pins have been arranged around a central 0.6" gap which can accommodate a heat rail, if desired. In this central gap is a cavity containing four 0.1µf decoupling capacitors.




FEATURES:

- Organizations Available:
128K x 8, 64K x 16 or 32K x 32
- Access Times:
55*, 70, 90, 120, 150, 170, 200, 250ns (max.)
- Fully Static Operation
- No clock or refresh required
- Programming Voltage 13.0 Vdc
- Simple Programming Requirements
- Three-State Outputs
- High Speed Programming Algorithm
(100µs Pulses Typ.)
- Common Data Inputs and Outputs
- TTL-Compatible Inputs and Outputs
- 66-Pin PGA (Pin Grid Array) Package
- Upward Pin Compatible with DPV12832VA,
128K X 32 VERSAPAC EPROM
- Same Package as other Versapac Versions
(EEPROM, SRAM and MIXED)
- Module Weight is 15 grams

* Commercial and Industrial only.

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

A0 - A14	Address Inputs
I/O0 - I/O31	Data In/Out
CE0 - CE3	Chip Enables
OE	Output Enable
VDD	Power (+ 5V)
VSS	Ground
VPP	Programming Voltage
N.C.	No Connect

PIN-OUT DIAGRAM

1	I/O8	12	N.C.	23	I/O14	34	I/O24	45	VDD	56	I/O30
2	I/O9	13	CE1	24	I/O13	35	I/O25	46	CE3	57	I/O29
3	I/O10	14	VSS	25	I/O12	36	I/O26	47	N.C.	58	I/O28
4	A13	15	I/O15	26	I/O11	37	A6	48	I/O31	59	I/O27
5	A14	16	A10	27	OE	38	A7	49	A3	60	A0
6	N.C.	17	A11	28	N.C.	39	VPP	50	A4	61	A1
7	N.C.	18	A12	29	N.C.	40	A8	51	A5	62	A2
8	N.C.	19	VDD	30	I/O6	41	A9	52	N.C.	63	I/O22
9	I/O0	20	CE0	31	I/O5	42	I/O16	53	CE2	64	I/O21
10	I/O1	21	N.C.	32	I/O4	43	I/O17	54	VSS	65	I/O20
11	I/O2	22	I/O7	33	I/O3	44	I/O18	55	I/O23	66	I/O19

2759415 0001386 468

ABSOLUTE MAXIMUM RATINGS 1

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ²	-0.5 to +7.0	V
V _{I/O}	Input/Output Voltage ²	-0.5 to +7.0	V
V _{PP}	Programming Voltage ²	-0.5 to +14.0	V

RECOMMENDED OPERATING RANGE 2

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage ⁴	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +1.0	V
V _{IL}	Input LOW Voltage	-0.2		0.8	V
V _{D_{DP}}	Supply Voltage (Programming)	6.25	6.50	6.75	V
V _{PP}	V _{PP} Supply Voltage ⁵	12.75	13.0	13.25	V

CAPACITANCE³: T_A = 25°C, F = 1.0MHz

Symbol	Parameter	Max.	Unit	Condition
C _{CE}	Chip Enable	15	pF	V _{IN} = 0V
C _{ADR}	Address Input	50		
C _{OE}	Output Enable	50		
C _{I/O}	Data Input/Output	25		

AC TEST CONDITIONS: Including Programming


Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Time	≤ 20ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V

Output Load

Float	C _L	Parameters Measured
1	100 pF	except t _{DF} and t _{DFP}
2	5 pF	t _{DF} and t _{DFP}

Figure 1. Output Load

* Including Scope and Jig Capacitance.



DC OPERATING CHARACTERISTICS 6: Over operating ranges

Symbol	Characteristics	Test Conditions	X8		X16		X32		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = V _{DD}	-40	40	-40	40	-40	40	μA
I _{OUT}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{IN} = V_{DD} \text{ or } V_{SS}$	-40	40	-20	20	-10	10	μA
I _{CC}	V _{DD} Operation Current, Read	V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA Cycle = min. Duty = 100%	150-250ns		35		60		100
			55-120ns		160		180		220
I _{SB1}	V _{DD} Standby Current I _{OUT} = 0mA (TTL)	$\overline{CE} = V_{IH}, V_{IN} = V_{IH} \text{ or } V_{IL}$	150-250ns		15		15		15
			55-120ns		140		140		140
I _{SB2}	V _{DD} Standby Current (CMOS)	$\overline{CE} = V_{DD} \pm 0.3V, I_{OUT} = 0mA$ V _{IN} ≥ V _{DD} - 0.3V or V _{IN} ≤ 0.3V	120-250ns		800		800		800
			55-120ns		120		120		120
I _{PP1}	V _{PP} Supply Current Programming	$\overline{CE}, \overline{OE} = V_{IL}, \overline{OE} = V_{IH}$		30		60		120	
I _{PP3}	V _{PP} Supply Current Read ⁴	$\overline{CE}, \overline{OE} = V_{IL}, I_{OUT} > 0mA$		80		80		80	
V _{OL}	Output LOW Voltage	I _{OUT} = 2.1mA		0.45		0.45		0.45	
V _{OH1}	Output HIGH Voltage	I _{OUT} = -400μA	2.4		2.4		2.4		
V _{IL}	Input LOW Level		-0.2	0.8	-0.2	0.8	-0.2	0.8	
V _{IH}	Input HIGH Level		2.2	V _{DD} +1	2.2	V _{DD} +1	2.2	V _{DD} +1	

FUNCTIONS AND PIN CONNECTIONS						
Mode	Function	CE	OE	V _{PP}	V _{DD}	I/O0 - I/O31
Read Operations	Read	L	L	5V	5V	Data Out
	Output Deselect	L	H			High Impedance
	Standby	H	X			High Impedance
Program Operations (T _A = +25 ± 5°C)	Program	L	H	13.0V	6.5V	Data In
	Program Inhibit	H	H			High Impedance
	Program Verify	H	L			Data Out

L = LOW, H = HIGH and X = Don't Care


AC OPERATING CONDITIONS AND CHARACTERISTICS - READ: Over operating ranges											
No.	Symbol	Parameter	55ns*		70ns		90ns		120ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{ACC}	Address Access Time ⁸		55		70		90		120	ns
2	t _{CE}	Chip Enable to Output Valid ⁷		55		70		90		120	ns
3	t _{OE}	Output Enable to Output Valid ^{7,8}		25		30		30		50	ns
4	t _{DF}	OE or CE HIGH to Output Float ^{3,9}		25		30		30		45	ns
5	t _{OH}	Output Hold from Address Change		0		0		0		0	ns

* Commercial and Industrial only.


AC OPERATING CONDITIONS AND CHARACTERISTICS - READ: Over operating ranges											
No.	Symbol	Parameter	150ns		170ns		200ns		250ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{ACC}	Address Access Time ⁸		150		170		200		250	ns
2	t _{CE}	Chip Enable to Output Valid ⁷		150		170		200		250	ns
3	t _{OE}	Output Enable to Output Valid ^{7,8}		60		70		75		100	ns
4	t _{DF}	OE or CE HIGH to Output Float ^{3,9}		50		50		55		60	ns
5	t _{OH}	Output Hold from Address Change		0		0		0		0	ns

AC PROGRAMMING CONDITIONS AND CHARACTERISTICS: Over operating ranges					
No.	Symbol	Parameter	Min.	Max.	Unit
6	t _{AS}	Address Set-up Time	2		μs
7	t _{OES}	Output Enable Set-up Time	2		μs
8	t _{DS}	Data Set-up Time	2		μs
9	t _{VCS}	V _{DD} Set-up Time ⁵	2		μs
10	t _{VPS}	V _{PP} Set-up Time ⁵	2		μs
11	t _{AH}	Address Hold Time	0		μs
12	t _{DH}	Data Hold Time	2		μs
13	t _{DFP}	Output Enable HIGH Output Float Delay ³	0	130	ns
14	t _{PW}	Programming Pulse Width ¹⁰	95	105	μs

READ TIMING



PROGRAMMING TIMING⁴



PROGRAMMING AND ERASING INFORMATION

Programming

Upon delivery from Dense-Pac, or after erasure (See *Erasure section*), the DPV3232VA contains "1's" in every location, and read data is in the high state. "0's" are written into the DPV3232VA through the procedure of programming. A 0.1 μ F capacitor between V_{PP} and V_{SS} is required to prevent excessive voltage transients during programming which could damage the device. Programming modes require +6.5V and +13.0V to be applied to V_{DD} and V_{PP} respectively.

Individual bytes or address locations can be selected and programmed by using the programming algorithm shown in Figure 2. In the programming mode, \overline{OE} is set at V_{IH} , V_{DD} is set at +6.5V, and then V_{PP} is set at +13.0V. After the applied address and input data signals are stable, programming is accomplished by a 100 μ s V_{IL} pulse on the \overline{CE} pin (refer to the *Programming Timing Diagram*).

First program each address with a 100 μ s pulse on the \overline{CE} without verification. Then return to first address and start a verification loop verifying each address. If an address location fails verification, apply up to 10 consecutive 100 μ s \overline{CE} pulses with a verification after each pulse.

If the device fails to program after 10 attempts, the programming is considered failed. After the byte is verified, continue the algorithm through all the required addresses. Lower V_{PP} to 5.0V and then lower V_{DD} to +5.0V and compare the data programmed with the original data to determine if the device passes. A programming adapter for programming on standard EPROM programmers is available, contact Dense-Pac sales for more information.

Erasure


To clear all locations of their programmed contents it is necessary to expose the DPV3232VA to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase a DPV3232VA. This dosage can be obtained by exposure to an ultraviolet lamp [wavelength of 2537 Angstroms (A) with an intensity of 12,000 μ W/cm²] for 20 minutes.

The DPV3232VA and similar devices can be erased by light sources having wavelengths shorter than 4000A. Although erasure time will be much longer than with UV sources at 2537A, nevertheless the exposure to fluorescent light or sunlight will eventually erase the DPV3232VA. After programming, the package windows should be covered by an opaque label or substance, to prevent inadvertent erasure.

NOTES:

1. Stresses greater than those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are with respect to V_{SS} .
3. This parameter is guaranteed and not 100% tested.
4. V_{DD} must be applied either coincident with or before V_{PP} and removed either coincident with or after V_{PP} .
5. V_{PP} must not be greater than 14.0V including overshoot. Permanent device damage may occur if the device is taken out or put into socket with $V_{PP} = 13.0V$. Also, during $\overline{CE} = V_{IL}$, V_{PP} must not be switched from 5.0V to 13.0V or vice-versa.
6. $t_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{DD} = 5.0V \pm 0.5V$, and $V_{PP} = V_{DD}$ reading. $t_A = +25^{\circ}C \pm 5^{\circ}C$, $V_{DD} = 6.5V \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$ programming.
7. \overline{OE} may be delayed up to t_{CE-TOE} after the following edge of \overline{CE} without impact on t_{CE} .
8. \overline{OE} may be delayed up to $t_{ACC-TOE}$ after the following Address is valid without impact on t_{ACC} .
9. T_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.
10. Program Pulse Width Tolerance is 100 μ s \pm 5%.

Figure 2. Programming Flow Chart




ORDERING INFORMATION

DP	V3232	V	A	-	XX	X	
PREFIX	DEVICE	TYPE	PACKAGE	DESIG.	SPEED	GRADE	
C							COMMERCIAL 0° to +70°C
I							INDUSTRIAL -40° to +85°C
M							MILITARY -55° to +125°C
B*							MIL-PROCESSED -55° to +125°C
55							55ns ("C" & "I" GRADE ONLY)
70							70ns
90							90ns
12							120ns
15							150ns
17							170ns
20							200ns
25							250ns
A							DPV12832VA PIN-OUT COMPATIBLE
V							66-PIN PGA VERSAPAC
							UVEPR0M 128KX8, 64KX16 OR 32KX32

* B grade modules are constructed with 883 devices.

MECHANICAL DIAGRAMS



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92641-1428
 (714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772