



Features

- Fast Read Access Time - 45ns
- Low Power CMOS Operation
 - 100µA max. Standby
 - 35mA max. Active at 5 MHz (AT27C010)
- JEDEC Standard Package
 - 32 lead LCC, Windowed
- 5V ±10% Supply
- High Reliability CMOS Technology
 - 2000V ESD Protection
 - 200mA Latchup Immunity
- Rapid™ Programming Algorithm - 100µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Military and Industrial Temperature Ranges
- DSCC Drawing 5962-89614

1Megabit (512Kx8) UV Erasable CMOS EPROM


The EDI68128C is a low-power, high performance, 1,048,576-bit ultraviolet erasable programmable read only memory (EPROM) organized as 128Kx8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

In read mode, the EDI68128C typically consumes 25mA. Standby mode supply current is typically less than 10µA. This part is based on an Atmel AT27C010.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 µF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Pin Configurations




Pin Names

A0-A16	Addresses
O0-O7	Outputs
CE	Chip Enable
G	Output Enable
PGM	Program Strobe
NC	No Connect

Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581USA • 508-366-5151 • FAX 508-836-4850 •
<http://www.electronic-designs.com>

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias	-55 °C to +125 °C
Storage Temperature	-65 °C to +150 °C
Voltage on Any Pin with Respect to Ground	-2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	-2.0V to +14.0V ⁽¹⁾
V _{pp} Supply Voltage with Respect to Ground	-2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is V_{cc}+0.75 dc which may overshoot to +7.0V for pulses of less than 20ns.

Operating Modes

Mode/Pin	\bar{E}	\bar{G}	PGM	A _i	V _{pp}	Outputs
Read	V _{IL}	V _{IL}	X ⁽¹⁾	A _i	X	D _{OUT}
Output Disable	X	V _{IH}	X	X	X	High Z
Standby	V _{IH}	X	X	X	X	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	A _i	V _{pp}	D _{IH}
PGM Verify	V _{IL}	V _{IL}	V _{IH}	A _i	V _{pp}	D _{OUT}
PGM Inhibit	V _{IH}	X	X	X	V _{pp}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	X	A ₉ = V _{IH} ⁽³⁾ A ₀ = V _{IH} or V _{IL} A ₁ -A ₁₈ = V _{IL}	X	Identification Code

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to Programming Characteristics.

3. V_{IL} = 12.0 ± 0.5V.

4. Two identifier bytes may be selected. All A_i inputs are held low (V_{IL}), except A₉ which is set to V_{IH}, and A₀ which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

DC and AC Operating Conditions for Read

		-45	-55	-70	-90	-12	-15
Operating Temp. (Case)	Mil.	--	-55 °C to +125 °C	-55 °C to +125 °C	-55 °C to +125 °C	-55 °C to +125 °C	-55 °C to +125 °C
	Ind.	-40 °C to +85 °C	-40 °C to +85 °C	-40 °C to +85 °C	-40 °C to +85 °C	-40 °C to +85 °C	-40 °C to +85 °C
V _{cc} Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

EDI68128C
1 Megabit (128Kx8)
UV Erasable CMOS EPROM

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
I_{II}	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$		± 1	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{CC}$		± 5	μA
$I_{PP1}^{(2)}$	$V_{PP}^{(1)}$ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
I_{SB}	$V_{CC}^{(1)}$ Standby Current	I_{SB1} (CMOS), $E = V_{CC} \pm 0.3V$		100	μA
		I_{SB2} (TTL), $E = 2.0 \text{ to } V_{CC} \pm 0.5V$		1	mA
I_{CC}	V_{CC} Active Current	$f = 5MHz, I_{OUT} = 0mA, E = V_{IL}$		35	mA
V_{IL}	Input Low Voltage		-0.6	0.8	V
V_{IH}	Input High Voltage		2.0	$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1mA$		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400\mu A$	2.4		V


Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
 2. V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .

AC Characteristics for Read Operation

Symbol	Parameter	Condition	-45		-55		-70		-90		-12		-15		Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{ACC}^{(3)}$	Address to Output Delay	$\bar{E} = \bar{G} = V_{IL}$	45	55	70	90	120	150							ns
$t_{CE}^{(2)}$	\bar{E} to Output Delay	$\bar{G} = V_{IL}$	45	55	70	90	120	150							ns
$t_{OE}^{(2)(3)}$	\bar{G} to Output Delay	$\bar{E} = V_{IL}$	20	25	30	35	35	40							ns
$t_{DF}^{(4)(5)}$	\bar{G} or \bar{E} High to Output Float, whichever occurred first		20	20	25	25	30	35							ns
t_{OH}	Output Hold from Address, \bar{E} or \bar{G} , whichever occurred first		7	7	7	0	0	0							ns

Note: 2, 3, 4, 5: see AC Waveforms for Read Operation.

AC Waveforms for Read Operation⁽¹⁾




Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. Timing measurement reference levels for all other speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.
 2. \bar{G} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \bar{E} without impact on t_{CE} .
 3. \bar{G} may be delayed up to $t_{ACC} - t_{OE}$ after the address is valid without impact on t_{ACC} .
 4. This parameter is only sampled and is not 100% tested.
 5. Output float is defined as the point when data is no longer driven.




Input Test Waveforms and Measurement Levels


For -45 and -55 devices only:



For -70, -90, -12, -15 and -20 devices only:



Output Test Load



Note: $C_L = 100\text{pF}$ including jig capacitance, except for the -45 and -55 devices, where $C_L = 30\text{pF}$.


Pin Capacitance

($f = 1\text{ MHz}$, $T = 25\text{ }^\circ\text{C}$)⁽¹⁾

	Typ	Max	Unit	Conditions
C_{IN}	4	8	pF	$V_{IN} = 0\text{V}$
C_{OUT}	8	12	pF	$V_{OUT} = 0\text{V}$

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and not 100% tested.

Programming Waveforms⁽¹⁾



1. The Input Timing Reference is 0.8V for V_{ce} , 2.0V for V_{pp} .
2. t_{CE} and t_{VPP} are characteristics of the device but must be accommodated by the programmer.
3. When programming the ED68128C a 0.1 μF capacitor is required across V_{pp} ground to suppress spurious voltage transients.

ED68128C
1 Megabit (128Kx8)
UV Erasable CMOS EPROM

DC Programming Characteristics

$T_A=25\pm 5\text{ }^\circ\text{C}$, $V_{CC}=6.5\pm 0.25\text{V}$, $V_{PP}=13.0\pm 0.25\text{V}$

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I_{IL}	Input Load Current	$V_{IN}=V_{IL}, V_{IH}$		± 10	μA
V_{IL}	Input Low Level		-0.6	0.8	V
V_{IH}	Input High Level		2.0	$V_{CC}+1$	V
V_{OL}	Output Low Voltage	$I_{OL}=2.1\text{mA}$	-	0.4	V
V_{OH}	Output High Voltage	$I_{OH}=-400\mu\text{A}$	2.4		V
I_{CC2}	V_{CC} Supply Current (Program and Verify)			40	mA
I_{PP2}	V_{PP} Supply Current	$E=PGM=V_{IL}$		20	mA
V_{ID}	A9 Product Identification Voltage		11.5	12.5	V

AC Programming Characteristics

$T_A=25\pm 5\text{ }^\circ\text{C}$, $V_{CC}=6.5\pm 0.25\text{V}$, $V_{PP}=13.0\pm 0.25\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾	Limits		Units
			Min	Max	
t_{AS}	Address Setup Time		2		μS
t_{CES}	E Setup Time		2		μS
t_{DES}	Data Setup Time		2		μS
t_{OS}	Address Hold Time		0		μS
t_{WH}	Data Hold Time		2		μS
t_{OH}	\bar{G} High to Output Float Delay ⁽²⁾		0	130	ns
t_{VPP}	V_{PP} Setup Time		2		μS
t_{VCC}	V_{CC} Setup Time		2		μS
t_{PW}	PGM Program Pulse Width ⁽³⁾		95	105	μS
t_{OE}	Data Valid from \bar{G} ⁽²⁾			150	μS
t_{PRT}	V_{PP} Pulse Rise Time During Programming		50		ns

*AC Conditions of Test:
 Input Rise and Fall Times (10% to 90%) 20ns
 Input Pulse Levels 0.45 to 2.4V
 Input Timing Reference Level 0.8V to 2.0V
 Output Timing Reference Level 0.8V to 2.0V

- Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
 3. Program Pulse width tolerance is 100 μsec $\pm 5\%$.






Product Identification Code

Codes	Pins									Hex Data
	A0	07	06	05	04	03	02	01	00	
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

Rapid Programming Algorithm

A 100 μ s \overline{CE} pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and Vpp is raised to 13.0V. Each address is first programmed with one 100 μ s \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0V and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



ED168128C
 1 Megabit (128Kx8)
 UV Erasable CMOS EPROM

EDI68128C
1 Megabit (128Kx8)
UV Erasable CMOS EPROM

Ordering Information


Part No.	Speed (ns)	Package No.
EDI68128C45LB*	45	422
EDI68128C55LB	55	422
EDI68128C70LB	70	422
EDI68128C90LB	90	422
EDI68128C120LB	120	422
EDI68128C150LB	150	422

*Industrial temp. only. For Industrial grade product use I to replace B in the suffix of the part number, eg EDI68128C70LB becomes EDI68128C70LI (Industrial temp. range).

Package Description

Package No. 422

**32 Lead Ceramic
LCC Package**



Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581USA • 508-366-5151 • FAX 508-836-4850 •

<http://www.electronic-designs.com>

Electronic Designs Inc. reserves the right to change specifications without notice. CAGE No. 66301