



Preliminary (-80,-322)

16Mb Synchronous DRAM-Die Revision D

Features

- High Performance:

		-80 CL=3	-322 CL=3	-10 CL=3	Units
f _{CK}	Clock Frequency	125	100	100	MHz
t _{CK}	Clock Cycle	8	10	10	ns
t _{AC}	Clock Access Time	6	6	8	ns

- Single Pulsed \overline{RAS} Interface
- Fully Synchronous to Positive Clock Edge
- Dual Banks controlled by A11 (Bank Select)
- Programmable CAS Latency: 1,2,3
- Programmable Burst Length: 1,2,4,8,full-page
- Programmable Wrap Sequence: Sequential or Interleave

- Multiple Burst Read with Single Write Option
- Automatic and Controlled Precharge Command
- Data Mask for Read/Write control (x4, x8)
- Dual Data Mask for byte control (x16)
- Auto Refresh (CBR), Self Refresh (SR)
- Suspend Mode and Power Down Mode
- 4096 refresh cycles/64ms
- Random Column Address every CLK (1-N Rule)
- Single 3.3V ± 0.3V Power Supply
- Supports LVTTTL I/O interface
- Package: 44 pin 400 mil TSOP-Type II (x4,x8)
50 pin 400 mil TSOP-Type II (x16)
2-High Stack TSOJ

Description

IBM's 0316409C, 0316809C, and 0316169C are dual bank Synchronous DRAMs organized as 2Mbit x 4 I/O x 2 Bank, 1Mbit x 8 I/O x 2 Bank, and 512Kbit x 16 I/O x 2 Bank, respectively. These devices support LVTTTL I/O interface levels. A stacked version of the x 4 component is also offered. These synchronous devices achieve high speed data transfer rates of up to 125 MHz. The chip is fabricated with IBM's advanced 16Mbit CMOS DRAM process technology.

The device is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address and data input/output circuits are synchronized with the positive edge of an externally supplied clock (CLK).

Internal chip operating modes are defined by combinations of \overline{RAS} , \overline{CAS} , \overline{WE} , and \overline{CS} and a command decoder initiates the necessary timings for each operation. A twelve bit address bus accepts address data in the conventional $\overline{RAS}/\overline{CAS}$ multiplexing style. Eleven row addresses (A0-A10) and a bank select address (A11) are strobed with \overline{RAS} . Ten column addresses (A0-A9) plus A10 and a bank select address (A11) are strobed with \overline{CAS} . Column


address A9 is dropped on the x8 device and column addresses A8 and A9 are dropped on the x16 device. Access to the lower or upper DRAM in a stacked device is controlled by $\overline{CS0}$ and $\overline{CS1}$.

Prior to any access operation, the \overline{CAS} latency, burst length, and burst sequence must be programmed into the device by address inputs A0-A11 during a mode register set cycle. In addition, it is possible to program a multiple burst sequence with single write cycle for write through cache operation.


Operating the two memory banks in an interleave fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 125 MHz is possible depending on burst length, \overline{CAS} latency, and speed grade of the device.

Auto Refresh (CBR) and Self Refresh (SR) operation are supported. Refreshing both decks of a stacked device simultaneously is allowed during Self Refresh but all other stacked device operations must be performed on a single deck at a time.


Pin Assignments for Planar Components (Top View)



44-pin Plastic TSOP(II) 400 mil
2Mbit x 4 I/O x 2 Bank
IBM0316409CT3



44-pin Plastic TSOP(II) 400 mil
1Mbit x 8 I/O x 2 Bank
IBM0316809CT3




50-pin Plastic TSOP(II) 400 mil
512Kbit x 16 I/O x 2 Bank
IBM0316169CT3

Pin Description

Pin	Function	Power	Notes
CLK	Clock Input		
CKE	Clock Enable		
CS	Chip Select		
RAS	Row Address Strobe	VSS	
CAS	Column Address Strobe	VDDQ	
WE	Write Enable	VSSQ	
A11 (BS)	Bank Select	NC	
A0 - A10	Address Inputs	—	
DQ0-DQ15	Data Input/Output	VDD	
DQM, LDQM, UDQM	Data Mask	VSS	
VDD	Power (+3.3V)		
VSS	Ground		
VDDQ	Power for DQs (+3.3V)		
VSSQ	Ground for DQs		
NC	No Connection		



Pin Assignments for 2-High Stack Package (Dual \overline{CS} Pins) (Top View)



44-pin Plastic TSOJ(II) 400 mil
(2Mbit x 4 I/O x 2 Bank) x 2 High
IBM03164B9CT3

* $\overline{CS0}$ selects the lower DRAM in the stack.
* $\overline{CS1}$ selects the upper DRAM in the stack.

Pin Description

CLK	Clock Input	DQ0-DQ3	Data Input/Output
CKE	Clock Enable	DQM	Data Mask
$\overline{CS0}$, $\overline{CS1}$	Chip Select	VDD	Power (+3.3V)
\overline{RAS}	Row Address Strobe	VSS	Ground
\overline{CAS}	Column Address Strobe	VDDQ	Power for DQs (+3.3V)
WE	Write Enable	VSSQ	Ground for DQs
A11 (BS)	Bank Select	NC	No Connection
A0 - A10	Address Inputs	—	—



Input/Output Functional Description

Symbol	Type	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
\overline{CS} , $\overline{CS0}$, $\overline{CS1}$	Input	Pulse	Active Low	CS ($\overline{CS0}$, $\overline{CS1}$ for stacked devices) enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
\overline{RAS} , \overline{CAS} \overline{WE}	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, \overline{CAS} , \overline{RAS} , and \overline{WE} define the operation to be executed by the SDRAM.
A11 (BS)	Input	Level	—	Selects which bank is to be active. A11 low selects bank A and A11 high selects bank B.
A0 - A10	Input	Level	—	During a Bank Activate command cycle, A0-A10 defines the row address (RA0-RA10) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. A10 is used to invoke Auto-Precharge operation. If A10 is high, Auto-Precharge is selected and A11 defines the bank to be precharged (low=bank A, high=bank B). If A10 is low, Auto-Precharge is disabled. During a Precharge command cycle, A10 is used in conjunction with A11 to control which bank(s) to precharge. If A10 is high, both bank A and bank B will be precharged regardless of the state of A11. If A10 is low, then A11 is used to define which bank to precharge.
DQ0 - DQ15	Input Output	Level	—	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DQM LDQM UDQM	Input	Pulse	Active Low	The DQ mask (DQM) places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers consistent with an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high.
VDD, VSS	Supply	—	—	Power and ground for the input buffers and the core logic.
VDDQ, VSSQ	Supply	—	—	Isolated power supply and ground for the output buffers to provide improved noise immunity.



Preliminary (-80,-322)

IBM0316409C IBM0316809C IBM0316169C
IBM03164B9C
16Mb Synchronous DRAM-Die Revision D


Ordering Information - Planar Devices (Single \overline{CS} Pin)

Part Number	CAS Latencies	I/O Width	I/O Type	Package	Power Supply	Clock Cycle
IBM0316409CT3-80	2,3	x4	LVTTTL	400mil Type II TSOP-44	3.3V	8ns
IBM0316409CT3-322	2,3	x4	LVTTTL	400mil Type II TSOP-44	3.3V	10ns
IBM0316409CT3-10	1,2,3	x4	LVTTTL	400mil Type II TSOP-44	3.3V	10ns
IBM0316809CT3-80	2,3	x8	LVTTTL	400mil Type II TSOP-44	3.3V	8ns
IBM0316809CT3-322	2,3	x8	LVTTTL	400mil Type II TSOP-44	3.3V	10ns
IBM0316809CT3-10	1,2,3	x8	LVTTTL	400mil Type II TSOP-44	3.3V	10ns
IBM0316169CT3-10	1,2,3	x16	LVTTTL	400mil Type II TSOP-50	3.3V	10ns

Ordering Information - 2 High Stacked Devices (Dual \overline{CS} Pins)


Part Number	CAS Latencies	I/O Width	I/O Type	Package	Power Supply	Clock Cycle
IBM03164B9CT3-10	1,2,3	x4	LVTTTL	400mil Type II TSOJ-44 2-High	3.3V	10ns

Block Diagram (2Mbit x 4 I/O x 2 Bank)






Block Diagram (1Mbit x 8 I/O x 2 Bank)




Block Diagram (512Kbit x 16 I/O x 2 Bank)





Block Diagram (2Mbit x 4 I/O x 2 Bank) x 2-High



Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs.

Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all VDD and VDDQ pins must be built up simultaneously to the specified voltage no later than any of the input signal voltages. The power on voltage must not exceed $VDD+0.3V$ on any of the input pins or VDD supplies. After power on, an initial pause of $100\mu s$ is required followed by a precharge of both banks using the precharge command. To reduce the possibility of data contention on the DQ bus during power on, it is recommended that the DQM pin(s) be held high during the initial pause period. Once both banks have been precharged, a minimum of two Auto Refresh cycles (CBR) must occur before the Mode Register can be programmed. Failure to follow these steps may lead to unpredictable start-up modes.

Programming the Mode Register

For application flexibility, \overline{CAS} latency, burst length, burst sequence, and operation type are user defined variables and must be programmed into the SDRAM Mode Register with a single Mode Register Set Command. Contents of the Mode Register can be altered by re-executing the Mode Register Set Command. If the user chooses to modify only a subset of the Mode Register variables, all variables must be redefined when the Mode Register Set Command is issued.


After initial power up, the Mode Register Set Command must be issued before read or write cycles may begin. Both banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of \overline{RAS} , \overline{CAS} , \overline{CS} and \overline{WE} at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued on the second clock following the mode register set command.

\overline{CAS} Latency

\overline{CAS} latency is a parameter that is used to define the delay from when a Read Command is registered on a rising clock edge to when the data from that Read Command becomes available at the outputs. \overline{CAS} latency is expressed in terms of clock cycles and can be programmed to a value of 1, 2, or 3 cycles. The value of \overline{CAS} latency is determined by the speed grade of the device and the clock frequency that is used in the application. A table showing the relationship between the \overline{CAS} latency, speed grade, and clock frequency appears in the Electrical Characteristics section of this document. Once the appropriate \overline{CAS} latency has been selected it must be programmed into the mode register after power up. For an explanation of this procedure, see Programming the Mode Register in the previous section.



Mode Register Operation (Address Input For Mode Set)





Burst Mode Operation

Burst mode operation is used to provide a constant flow of data to memory locations (write cycle), or from memory locations (read cycle). There are three parameters that define how the burst mode will operate. These parameters include burst sequence, burst length, and operation mode. The burst sequence and burst length are programmable, and are determined by address bits A0 - A3 during the Mode Register Set command. Operation mode is also programmable and is set by address bits A7 - A10 and BS.

The burst type is used to define the order in which the burst data will be delivered or stored to the SDRAM. Two types of burst sequences are supported, sequential and interleaved. See Table.

The burst length controls the number of bits that will be output after a Read Command, or the number of bits to be input after a Write Command. The burst length can be programmed to have values of 1, 2, 4, 8 or full page (actual page length is dependent on organization: x4, x8, or x16). Full page burst operation is only possible using the sequential burst type.

Burst operation mode can be normal operation or multiple burst with single write operation. Normal operation implies that the device will perform burst operations on both read and write cycles until the desired burst length is satisfied. Multiple burst with single write operation was added to support Write Through Cache operation. Here, the programmed burst length only applies to read cycles. All write cycles are single write operations when this mode is selected.

Burst Length and Sequence

Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
2	x x 0	0, 1	0, 1
	x x 1	1, 0	1, 0
4	x 0 0	0, 1, 2, 3	0, 1, 2, 3
	x 0 1	1, 2, 3, 0	1, 0, 3, 2
	x 1 0	2, 3, 0, 1	2, 3, 0, 1
	x 1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
	1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1 1 0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1 1 1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full Page (Note)	n n n	Cn, Cn+1, Cn+2,	Not Supported

Note: Page length is a function of I/O organization and column addressing.

x4 organization (CA0-CA9); Page Length = 1024 bits

x8 organization (CA0-CA8); Page Length = 512 bits


x16 organization (CA0-CA7); Page Length = 256 bits

Bank Activate Command

In relation to the operation of a fast page mode DRAM, the Bank Activate command corresponds to a falling \overline{RAS} signal. The Bank Activate command is issued by holding \overline{CAS} and \overline{WE} high with \overline{CS} and \overline{RAS} low at the rising edge of the clock. The bank select address, A11 (sometimes referred to as BS), is used to select the desired bank. If BS is low then bank A is activated, if BS is high then bank B is activated. The row address A0 - A10 is used to determine which row to activate in the selected bank. Only banks A and B within a single deck of a 2-High stacked device can be accessed. Simultaneous operation of both decks in a stacked device is not allowed, except during Self Refresh.

The Bank Activate command must be applied before any Read or Write operation can be executed. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must meet or exceed the \overline{RAS} to \overline{CAS} delay time (t_{RCD}). Once a bank has been activated it must be pre-charged before another Bank Activate command can be applied to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (t_{RC}). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time (t_{RRD}).

Bank Activate Command Cycle (\overline{CAS} Latency = 3, $t_{RCD} = 3$)



Read and Write Access Modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting $\overline{\text{RAS}}$ high and $\overline{\text{CAS}}$ low at the clock's rising edge after the necessary $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay (t_{RCD}). $\overline{\text{WE}}$ must also be defined at this time to determine whether the access cycle is a read operation ($\overline{\text{WE}}$ high), or a write operation ($\overline{\text{WE}}$ low).

The SDRAM provides a wide variety of fast access modes. A single Read or Write Command will initiate a serial read or write operation on successive clock cycles at data rates of up to 125 MHz. The number of serial data bits for each access is equal to the burst length, which is programmed into the Mode Register. Although the burst length is user programmable, the boundary of the burst cycle is restricted to specific segments of the page length.

For example, the 2Mbit x 4 I/O x 2 Bank device has a page length of 1024 bits (defined by CA0-CA9). If a burst length of 4 is programmed into the Mode Register, then the page length is divided into 256 uniquely addressable boundary segments (4-bits each). A 4-bit burst operation will occur entirely from one of the 256 groups beginning with the column address supplied to the device during the Read or Write Command (CA0-CA9). The second, third, and fourth access will also occur within this group segment, however, the burst order is a function of the starting address, the burst sequence, and burst boundary.

The above discussion does not apply when full page burst is programmed into the Mode Register. Full page burst operation is only allowed for the sequential burst sequence and has no address boundaries. The SDRAM device will continue bursting data even after all locations of the page have been accessed. The burst sequence will start at the column address defined during the read or write cycle and will increment sequentially until the highest order column address has been reached. At this point, the burst counter will reset to address 0 and continue to perform burst read or burst write operations sequentially until either a Burst Stop Command is issued, a Precharge Command is issued to the bursting bank, or until a new Read or Write Command is issued.

Similar to Page Mode of conventional DRAMs, a read or write cycle can not begin until the sense amplifiers latch the selected row address information. The refresh period (t_{REF}) is what limits the number of random column accesses to an activated bank. A new burst access can be done even before the previous burst ends. The ability to interrupt a burst operation at every clock cycle is supported, this is referred to as the 1-N rule. When the previous burst is interrupted by another Read or Write Command, the remaining addresses are overridden by the new address once the $\overline{\text{CAS}}$ Latency has been satisfied.


Precharging an active bank after each read or write operation is not necessary providing the same row is to be accessed again. To perform a read or write cycle to a different row within an activated bank, the bank must be precharged and a new Bank Activate command must be issued. When both Bank A and Bank B are activated, interleaved (ping pong) bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between the two banks, fast and seamless data access operation among many different pages can be realized. When the two banks are activated, column to column interleave operation can be done between two different pages. Finally, Read or Write Commands can be issued to the same bank or between active banks on every clock cycle.



Burst Read Command

The Burst Read command is initiated by having \overline{CS} and \overline{CAS} low while holding \overline{RAS} and \overline{WE} high at the rising edge of the clock. The address inputs determine the starting column address for the burst, the Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page). The delay from the start of the command to when the data from the first cell appears on the outputs is equal to the value of the \overline{CAS} latency that is set in the Mode Register.


Burst Read Operation (Burst Length = 4, \overline{CAS} Latency = 1, 2, 3)



Read Interrupted by a Read

A Burst Read may be interrupted before completion of the burst by another Read Command, with the only restriction being that the interval that separates the commands must be at least one clock cycle. When a burst read operation is interrupted, the remaining addresses of the current burst cycle are overridden starting with the new column address applied with the interrupting Read Command. The data from the first Read Command continues to appear on the DQs until the $\overline{\text{CAS}}$ latency of the interrupting Read Command is satisfied. At this point, the data from the interrupting Read Command will appear on the DQs and continue for the full burst length.

Read Interrupted by a Read (Burst Length = 4, $\overline{\text{CAS}}$ Latency = 1, 2, 3)






Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM must be used to avoid data contention on the data bus by placing the chip output drivers in a high impedance state at least one clock cycle before the Write Command is initiated. To insure the chip output drivers are tri-stated one cycle before the write operation begins, DQM must be activated at least 3 clock cycles before the Write Command and be deactivated in the same clock cycle as the Write Command.


Read Interrupted by a Write (Burst Length = 4, $\overline{\text{CAS}}$ Latency = 1, 2, 3)



Burst Write Command

The Burst Write command is initiated by having \overline{CS} , \overline{CAS} and \overline{WE} low while holding \overline{RAS} high at the rising edge of the clock. The address inputs determine the starting column address. There is no \overline{CAS} latency required for burst write cycles. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.


Burst Write Operation (Burst Length = 4, \overline{CAS} Latency = 1, 2, 3)



Write Interrupted by a Write

A burst write operation may be interrupted before completion of the burst. When a burst write cycle is interrupted by a new Write Command, the remaining addresses of the initial write cycle are overridden starting with the new column address applied with the interrupting Write Command. Data will be written into the device until the programmed burst length of the last write command is satisfied.


Write Interrupted by a Write (Burst Length = 4, \overline{CAS} Latency = 1, 2, 3)



Write Interrupted by a Read

A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is registered. The DQs must be in the high impedance state at least one cycle before the interrupting read data appears on the outputs to avoid data contention. When the Read Command is registered, any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Read Command is initiated will actually be written to the memory.

Write Interrupted by a Read (Burst Length = 4, $\overline{\text{CAS}}$ Latency = 1, 2, 3)




Burst Stop Command

Once a burst read or write operation has been initiated, there exist several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, using a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed.


The Burst Stop Command is defined by having \overline{RAS} and \overline{CAS} high with \overline{CS} and \overline{WE} low at the rising edge of the clock. When using the Burst Stop Command during a burst read cycle, the data DQs go to a high impedance state after a delay which is equal to the \overline{CAS} Latency set in the Mode Register.

Termination of a Burst Read Operation (Burst Length > 4, \overline{CAS} Latency = 1, 2, 3)



When a Burst Stop Command is issued during a burst write operation, only data presented prior to the Burst Stop command will be written into the device. Any data presented to the device coincident with the Burst Stop command or later will be ignored.

Termination of a Burst Write Operation (Burst Length = X, $\overline{\text{CAS}}$ Latency = 1, 2, 3)




Auto-Precharge Operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge Command or the auto-precharge function. When a Read or a Write Command is given to the SDRAM, the $\overline{\text{CAS}}$ timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the Read or Write Command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the Read or Write Command is issued, then the auto-precharge function is engaged. During auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge immediately and may finish before all burst read cycles have been completed. This feature allows the precharge operation to be partially or completely hidden during the burst read cycles (dependent upon burst length) thus improving system performance for random data access. Auto-precharge can also be implemented during Write commands.

A Read or Write Command without auto-precharge can be terminated in the midst of a burst operation. However, a Read or Write Command with auto-precharge can not be interrupted by a command to the same bank. Therefore use of a Read, Write, Precharge, or Burst Stop Command to the same bank is prohibited during a read or write cycle with auto-precharge until the entire burst operation is completed.


If A10 is high when a Read Command is issued, the Read with auto-precharge function is initiated. Once the precharge operation has started the bank cannot be reactivated until an asynchronous delay time equal to $t_{RP} + t_{DPL}$, expressed in nanoseconds rather than clocks, has been satisfied. It should be noted that the device will not respond to the Auto-Precharge Command if the device is programmed for full page burst read or write cycles.

Burst Read with Auto-Precharge (Burst Length = 4)



Although a Read Command with auto-precharge can not be interrupted by a command to the same bank, it can be interrupted by a Read or Write Command to the other bank. The auto-precharge function will begin normally with the issuing command.


Burst Read with Auto-precharge Interrupted by Read (Burst Length = 4, \overline{CAS} Latency = 2, 3)






If interrupting a Read Command with auto-precharge with a Write Command, DQM must be used to avoid DQ contention.

Burst Read with Auto-precharge Interrupted by Write (Burst Length = 8, \overline{CAS} Latency = 2)




If A10 is high when a Write Command is issued, the Write with auto-precharge function is initiated. The bank undergoing auto-precharge can not be reactivated until t_{DPL} and t_{RP} are satisfied. This is referred to as t_{DAL} , Data-in to Active delay ($t_{DAL} = t_{DPL} + t_{RP}$), and is an asynchronous delay time during auto-precharge.

Burst Write with Auto-Precharge (Burst Length = 2)




Similar to the Read Command, a Write Command with auto-precharge can not be interrupted by a command to the same bank. It can be interrupted by a Read or Write Command to the other bank, however. The auto-precharge function is unaffected by the interrupting command and will begin as normally scheduled according to burst length.

Burst Write with Auto-Precharge Interrupted by Write (Burst Length = 4, $\overline{\text{CAS}}$ Latency = 3)



Burst Write with Auto-Precharge Interrupted by Read (Burst Length = 4, $\overline{\text{CAS}}$ Latency = 3)





Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is triggered when \overline{CS} , \overline{RAS} and \overline{WE} are low and \overline{CAS} is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or both banks simultaneously. Two address bits A10 and A11 (BS) are used to define which bank(s) is to be precharged when the command is issued.

Bank Selection for Precharge by Address Bits


A10	BS(A11)	Precharged Bank(s)
LOW	LOW	Bank A only
LOW	HIGH	Bank B only
HIGH	DON'T CARE	Both Banks A and B

For read cycles, the Precharge Command may be applied consistent with the \overline{CAS} Latency set in the Mode Register. The data DQs go to a high impedance state after a delay which is equal to the latency, similar to a Burst Stop Command. Refer to the following figures.


For write cycles, however, a delay must be satisfied from the start of the last burst write cycle until the Precharge Command can be issued. This delay is known as t_{DPL} , Data-in to Precharge delay.

After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time (t_{RP}).


Burst Read followed by Precharge Command (Burst Length = 4, \overline{CAS} Latency = 2)



Burst Read followed by Precharge Command (Burst Length = 4, $\overline{\text{CAS}}$ Latency = 3, -80,-10)




Burst Read followed by Precharge Command (Burst Length = 4, $\overline{\text{CAS}}$ Latency = 3, -322)






Burst Write followed by Precharge Command (Burst Length = 2, $\overline{\text{CAS}}$ Latency = 2)



* Bank can be reactivated at completion of t_{DAL} ($t_{DPL} + t_{RP}$).

Burst Write followed by Precharge Command (Burst Length = 2, $\overline{\text{CAS}}$ Latency = 3)




* Bank can be reactivated at completion of t_{DAL} ($t_{DPL} + t_{RP}$).




Precharge Termination

The Precharge Command may be used to terminate either a burst read or burst write operation. When the Precharge command is issued, the burst operation is terminated and bank precharge begins. For burst read operations, valid data will continue to appear on the data bus as a function of $\overline{\text{CAS}}$ Latency.


Burst Read Interrupted by Precharge (Burst Length = 8, $\overline{\text{CAS}}$ latency = 1)



Burst Read Interrupted by Precharge (Burst Length = 8, $\overline{\text{CAS}}$ latency = 2)




Burst Read Interrupted by Precharge (Burst Length = 8, $\overline{\text{CAS}}$ Latency = 3)



* Bank can be reactivated at completion of t_{RP} .

Burst is terminated three clocks after the Precharge command, consistent with $\overline{\text{CAS}}$ Latency.

Burst Read Interrupted by Precharge (Burst Length = 8, $\overline{\text{CAS}}$ Latency = 3)



* Bank can be reactivated at completion of t_{RP} .


Burst is terminated three clocks after the Precharge command, consistent with $\overline{\text{CAS}}$ Latency.



Burst write operations will be terminated by the Precharge command. However, write data written to the device prior to the Precharge command may be stored incorrectly and is a function of $\overline{\text{CAS}}$ latency and t_{DPL} .


When $\overline{\text{CAS}}$ latency is set to equal 1 or 2 or when set to 3 with $t_{\text{DPL}} = 1$ clock, the last write data that will be properly stored in the device is that write data that is presented to the device on the clock cycle prior to the Precharge command. The write data presented during the Precharge command will not be written.

Precharge Termination of a Burst Write (Burst Length = 8, CAS Latency = 1)




* Bank can be reactivated at completion of t_{DAL}

Precharge Termination of a Burst Write (Burst Length = 8, CAS Latency = 2)




* Bank can be reactivated at completion of t_{DAL} .

Precharge Termination of a Burst Write (Burst Length = 8, CAS Latency = 3)



When $\overline{\text{CAS}}$ latency is set to equal 3 and $t_{\text{DPL}} = 2$ clocks, the last write data that will be properly stored in the device is that write data that is presented to the device two clocks prior to the Precharge command. The write data presented during the clock cycle prior to the Precharge command may be stored incorrectly. To prevent the writing of invalid data to the device, DQM must be asserted high one clock cycle prior to the Precharge command to mask the invalid write data.

Precharge Termination of a Burst Write (Burst Length = 8, CAS Latency = 3)



Automatic Refresh Command ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)


When $\overline{\text{CS}}$, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are held low with CKE and $\overline{\text{WE}}$ high at the rising edge of the clock, the chip enters the Automatic Refresh mode (CBR). Both banks of the SDRAM must be precharged and idle for a minimum of the Precharge time (t_{RP}) before the Auto Refresh Command (CBR) can be applied. For a stacked device, only one deck at a time can be refreshed using Automatic Refresh Mode. An address counter, internal to the device, supplies the bank address during the refresh cycle. No control of the external address pins is required once this cycle has started.

When the refresh cycle has completed, both banks of the SDRAM will be in the precharged (idle) state. A delay between the Auto Refresh Command (CBR) and the next Activate Command or subsequent Auto Refresh Command must be greater than or equal to the $\overline{\text{RAS}}$ cycle time (t_{RC}).


Self Refresh Command

The SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE held low with $\overline{\text{WE}}$ high at the rising edge of the clock. Once the Command is registered, CKE must be held low to keep the device in Self Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE , are disabled. The clock is internally disabled during Self Refresh Operation to save power. The user may halt the external clock while the device is in Self Refresh mode, however, the clock must be restarted before the device can exit Self Refresh operation. Once the clock is cycling, the exit command will be registered asynchronously by bringing CKE high. After CKE is brought high, an internal timer is started to insure CKE is held high for approximately 10ns before registering the Self Refresh exit command. The purpose of this circuit is to filter out noise glitches on the CKE input which may cause the SDRAM to erroneously exit Self Refresh operation. Once the Self Refresh command is registered, a delay equal to the $\overline{\text{RAS}}$ cycle time (t_{RC}) must be satisfied before any new command can be issued to the device. CKE must remain high for the entire Self Refresh exit period (t_{SREX}) and commands must be gated off with $\overline{\text{CS}}$ held high. Alternatively, NOP commands may be registered on each positive clock edge during the Self Refresh exit interval. (See Self Refresh Exit figures.) When using Self Refresh, both decks of a stacked device may be refreshed at the same time.

Self Refresh Exit (Commands Gated Off with $\overline{\text{CS}}$ High)




Self Refresh Exit (Commands Gated Off with NOP Commands)



Data Mask

The SDRAM has a Data Mask function that can be used in conjunction with data read and write cycles. When the Data Mask is high during a write cycle, the write operation is prohibited immediately (zero clock latency). If the Data Mask is activated during a read cycle, the data outputs are disabled and become high impedance after a two clock delay, independent of CAS latency.

Data Mask Activated During a Read Cycle (Burst Length = 4, $\overline{\text{CAS}}$ Latency = 1)





No Operation Command

The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state. The purpose of the No Operation Command is to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when \overline{CS} is low with \overline{RAS} , \overline{CAS} , and \overline{WE} held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when \overline{CS} is brought high, the \overline{RAS} , \overline{CAS} , and \overline{WE} signals become don't cares.

Power Down Mode

In order to reduce standby power consumption, two power down modes are available: Precharge and Active Power Down mode. To enter Precharge Power Down mode, all banks must be precharged and the necessary Precharge delay (t_{RP}) must occur before the SDRAM can enter the Power Down mode. If a bank is activated but not performing a Read or Write operation, Active Power Down mode will be entered. (Issuing a Power Down Mode Command when the device is performing a Read or Write operation causes the device to enter Clock Suspend mode. See the following section.) Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period (t_{REF}) of the device.


The Power Down mode is exited by bringing CKE high. A one clock delay after the registration of CKE high is required for the SDRAM to exit the Power Down mode.

Clock Suspend Mode

During normal access mode, CKE is held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends or “freezes” any clocked operation that was currently being executed. There is a one clock delay between the registration of CKE low and the time at which the SDRAM’s operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.


When the operation of the SDRAM is suspended during the execution of a Burst Read operation, the last valid data output onto the DQ pins will be actively held valid until Clock Suspend mode is exited.

Clock Suspend During a Read Cycle (Burst Length = 4, $\overline{\text{CAS}}$ latency = 2)



If Clock Suspend mode is initiated during a burst write operation, then the input data is masked and ignored until the Clock Suspend mode is exited.

Clock Suspend During a Write Cycle (Burst Length = 4, $\overline{\text{CAS}}$ Latency = 2)





Command Truth Table (Notes: 1)

Function	CKE		\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	A11	A10	A9 - A0	Notes
	Previous Cycle	Current Cycle									
Mode Register Set	H	X	L	L	L	L	X	OP Code			
Auto (CBR) Refresh	H	H	L	L	L	H	X	X	X	X	
Entry Self Refresh	H	L	L	L	L	H	X	X	X	X	
Exit Self Refresh	L	H	H	X	X	X	X	X	X	X	
Single Bank Precharge	H	X	L	L	H	L	X	BS	L	X	2
Precharge all Banks	H	X	L	L	H	L	X	X	H	X	
Bank Activate	H	X	L	L	H	H	X	BS	Row Address		2
Write	H	X	L	H	L	L	X	BS	L	Column	2
Write with Auto-Precharge	H	X	L	H	L	L	X	BS	H	Column	2
Read	H	X	L	H	L	H	X	BS	L	Column	2
Read with Auto-Precharge	H	X	L	H	L	H	X	BS	H	Column	2
Burst Termination	H	X	L	H	H	L	X	X	X	X	3
No Operation	H	X	L	H	H	H	X	X	X	X	
Device Deselect	H	X	H	X	X	X	X	X	X	X	
Clock Suspend/Standby Mode	L	X	X	X	X	X	X	X	X	X	4
Data Write/Output Enable	H	X	X	X	X	X	L	X	X	X	5
Data Mask/Output Disable	H	X	X	X	X	X	H	X	X	X	5
Power Down Mode Entry	X	L	X	X	X	X	X	X	X	X	6, 7
Power Down Mode Exit	X	H	X	X	X	X	X	X	X	X	6, 7

1. All of the SDRAM operations are defined by states of \overline{CS} , \overline{WE} , \overline{RAS} , \overline{CAS} , and DQM at the positive rising edge of the clock. For stacked devices: only one deck can be operated at once, except during Self Refresh.
2. Bank Select (BS), if BS = 0 then bank A is selected, if BS = 1 then bank B is selected.
3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the \overline{CAS} latency.
4. During normal access mode, CKE is held high and CLK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.
5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).
6. All banks must be precharged before entering the Precharge Power Down Mode. If banks are active, Active Power Down Mode is entered. The Power Down Mode does not perform any refresh operations, therefore the device can't remain in this mode longer than the Refresh period (t_{REF}) of the device. One clock delay is required for mode entry and exit.
7. If \overline{CS} is low, then when CKE returns high, no command is registered into the chip for one clock cycle.



Clock Enable (CKE) Truth Table

Current State	CKE		Command						Action	Notes
	Previous Cycle	Current Cycle	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	A11	A10 - A0		
Self Refresh	H	X	X	X	X	X	X	X	INVALID	1
	L	H	H	X	X	X	X	X	Exit Self Refresh with Device Deselect	2
	L	H	L	H	H	H	X	X	Exit Self Refresh with No Operation	2
	L	H	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	H	L	X	X	X	ILLEGAL	2
	L	L	X	X	X	X	X	X	Maintain Self Refresh	
	L	L	X	X	X	X	X	X	Maintain Self Refresh	
Power Down	H	X	X	X	X	X	X	X	INVALID	1
	L	H	H	X	X	X	X	X	Power Down mode exit, all banks idle	2
	L	H	L	X	X	X	X	X	ILLEGAL	2
	L	L	X	X	X	X	X	X	Maintain Power Down Mode	
All Banks Idle	H	H	H	X	X	X				3
	H	H	L	H	X	X			Refer to the Idle State section of the Current State Truth Table	3
	H	H	L	L	H	X				3
	H	H	L	L	L	H	X	X	CBR Refresh	
	H	H	L	L	L	L		OP Code	Mode Register Set	4
	H	L	H	X	X	X				3
	H	L	L	H	X	X			Refer to the Idle State section of the Current State Truth Table	3
	H	L	L	L	H	X				3
	H	L	L	L	L	H	X	X	Entry Self Refresh	4
	H	L	L	L	L	L		OP Code	Mode Register Set	
Any State other than listed above	L	X	X	X	X	X	X	X	Power Down	4
	H	H	X	X	X	X	X	X	Refer to operations in the Current State Truth Table	
	H	L	X	X	X	X	X	X	Begin Clock Suspend next cycle	5
	L	H	X	X	X	X	X	X	Exit Clock Suspend next cycle	
	L	L	X	X	X	X	X	X	Maintain Clock Suspend	

1. For the given Current State, CKE must be low in the previous cycle.
2. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (t_{CES}) must be satisfied before any command other than Exit is issued.
3. The address inputs (A11 - A0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.
4. The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.
5. Must be a legal command as defined in the Current State Truth Table.



Current State Truth Table (Part 1 of 4) (Notes: 1)

Current State	Command							Action	Notes
	CS	RAS	CAS	WE	A11	A10 - A0	Description		
Idle	L	L	L	L		OP Code	Mode Register Set	Set the Mode Register	2
	L	L	L	H	X	X	Auto or Self Refresh	Start Auto or Self Refresh	2, 3
	L	L	H	L	BS	X	Precharge	No Operation	
	L	L	H	H	BS	Row Address	Bank Activate	Activate the specified bank and row	
	L	H	L	L	BS	Column	Write w/o Precharge	ILLEGAL	4
	L	H	L	H	BS	Column	Read w/o Precharge	ILLEGAL	4
	L	H	H	L	X	X	Burst Termination	No Operation	
	L	H	H	H	X	X	No Operation	No Operation	
	H	X	X	X	X	X	Device Deselect	No Operation or Power Down	5
Row Active	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	Precharge	6
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BS	Column	Write	Start Write; Determine if Auto-Precharge	7, 8
	L	H	L	H	BS	Column	Read	Start Read; Determine if Auto-Precharge	7, 8
	L	H	H	L	X	X	Burst Termination	No Operation	
	L	H	H	H	X	X	No Operation	No Operation	
	H	X	X	X	X	X	Device Deselect	No Operation	
Read	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	Terminate Burst; Start the Precharge	
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BS	Column	Write	Terminate Burst; Start the Write cycle	8, 9
	L	H	L	H	BS	Column	Read	Terminate Burst; Start a new Read cycle	8, 9
	L	H	H	L	X	X	Burst Termination	Terminate the Burst	
	L	H	H	H	X	X	No Operation	Continue the Burst	
	H	X	X	X	X	X	Device Deselect	Continue the Burst	

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Command is being applied to.
2. Both Banks must be idle; otherwise it is an illegal action.
3. If CKE is active (high), the SDRAM will start the Auto (CBR) Refresh operation. If CKE is inactive (low), then the Self Refresh mode is entered.
4. The Current State only refers to one of the banks. If BS selects this bank, then the action is illegal. If BS selects the bank not being referenced by the Current State, then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low), then the Power Down mode is entered. Otherwise there is a No Operation.
6. The minimum and maximum Active time (t_{RAS}) must be satisfied.
7. The \overline{RAS} to \overline{CAS} Delay (t_{RCD}) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t_{RRD}) is not satisfied.



Current State Truth Table (Part 2 of 4) (Notes: 1)

Current State	Command							Action	Notes
	CS	RAS	CAS	WE	A11	A10 - A0	Description		
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	Terminate Burst; Start the Precharge	
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BS	Column	Write	Terminate Burst; Start a new Write cycle	8, 9
	L	H	L	H	BS	Column	Read	Terminate Burst; Start the Read cycle	8, 9
	L	H	H	L	X	X	Burst Termination	Terminate the Burst	
	L	H	H	H	X	X	No Operation	Continue the Burst	
Read with Auto-Precharge	H	X	X	X	X	X	Device Deselect	Continue the Burst	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	ILLEGAL	4
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BS	Column	Write	ILLEGAL	4
	L	H	L	H	BS	Column	Read	ILLEGAL	4
	L	H	H	L	X	X	Burst Termination	ILLEGAL	
Write with Auto-Precharge	L	H	H	H	X	X	No Operation	Continue the Burst	
	H	X	X	X	X	X	Device Deselect	Continue the Burst	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	ILLEGAL	4
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BS	Column	Write	ILLEGAL	4
	L	H	L	H	BS	Column	Read	ILLEGAL	4
L	H	H	L	X	X	Burst Termination	ILLEGAL		
L	H	H	H	X	X	No Operation	Continue the Burst		
H	X	X	X	X	X	Device Deselect	Continue the Burst		

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Command is being applied to.
2. Both Banks must be idle; otherwise it is an illegal action.
3. If CKE is active (high), the SDRAM will start the Auto (CBR) Refresh operation. If CKE is inactive (low), then the Self Refresh mode is entered.
4. The Current State only refers to one of the banks. If BS selects this bank, then the action is illegal. If BS selects the bank not being referenced by the Current State, then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low), then the Power Down mode is entered. Otherwise there is a No Operation.
6. The minimum and maximum Active time (t_{RAS}) must be satisfied.
7. The RAS to CAS Delay (t_{RCD}) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t_{RRD}) is not satisfied.



Current State Truth Table (Part 3 of 4) (Notes: 1)

Current State	Command							Action	Notes
	CS	RAS	CAS	WE	A11	A10 - A0	Description		
Precharging	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	No Operation; Bank(s) idle after t _{RP}	
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BS	Column	Write	ILLEGAL	4
	L	H	L	H	BS	Column	Read	ILLEGAL	4
	L	H	H	L	X	X	Burst Termination	No Operation; Bank(s) idle after t _{RP}	
	L	H	H	H	X	X	No Operation	No Operation; Bank(s) idle after t _{RP}	
Row Activating	H	X	X	X	X	X	Device Deselect	No Operation; Bank(s) idle after t _{RP}	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	ILLEGAL	4
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	4, 10
	L	H	L	L	BS	Column	Write	ILLEGAL	4
	L	H	L	H	BS	Column	Read	ILLEGAL	4
	L	H	H	L	X	X	Burst Termination	No Operation; Row Active after t _{RCD}	
Write Recovering	L	H	H	H	X	X	No Operation	No Operation; Row Active after t _{RCD}	
	H	X	X	X	X	X	Device Deselect	No Operation; Row Active after t _{RCD}	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	ILLEGAL	4
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BS	Column	Write	Start Write; Determine if Auto-Precharge	9
	L	H	L	H	BS	Column	Read	Start Read; Determine if Auto-Precharge	9
	L	H	H	L	X	X	Burst Termination	No Operation; Row Active after t _{DPL}	
	L	H	H	H	X	X	No Operation	No Operation; Row Active after t _{DPL}	
	H	X	X	X	X	X	Device Deselect	No Operation; Row Active after t _{DPL}	

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Command is being applied to.
2. Both Banks must be idle; otherwise it is an illegal action.
3. If CKE is active (high), the SDRAM will start the Auto (CBR) Refresh operation. If CKE is inactive (low), then the Self Refresh mode is entered.
4. The Current State only refers to one of the banks. If BS selects this bank, then the action is illegal. If BS selects the bank not being referenced by the Current State, then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low), then the Power Down mode is entered. Otherwise there is a No Operation.
6. The minimum and maximum Active time (t_{RAS}) must be satisfied.
7. The RAS to CAS Delay (t_{RCD}) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t_{RRD}) is not satisfied.



Current State Truth Table (Part 4 of 4) (Notes: 1)

Current State	Command							Action	Notes
	CS	RAS	CAS	WE	A11	A10 - A0	Description		
Write Recovering with Auto- Precharge	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	ILLEGAL	4
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BS	Column	Write	ILLEGAL	4, 9
	L	H	L	H	BS	Column	Read	ILLEGAL	4, 9
	L	H	H	L	X	X	Burst Termination	No Operation; Precharge after t _{DPL}	
	L	H	H	H	X	X	No Operation	No Operation; Precharge after t _{DPL}	
	H	X	X	X	X	X	Device Deselect	No Operation; Precharge after t _{DPL}	
Refreshing	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	ILLEGAL	
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	
	L	H	L	L	BS	Column	Write	ILLEGAL	
	L	H	L	H	BS	Column	Read	ILLEGAL	
	L	H	H	L	X	X	Burst Termination	No Operation; Idle after t _{RC}	
	L	H	H	H	X	X	No Operation	No Operation; Idle after t _{RC}	
	H	X	X	X	X	X	Device Deselect	No Operation; Idle after t _{RC}	
Mode Register Accessing	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	BS	X	Precharge	ILLEGAL	
	L	L	H	H	BS	Row Address	Bank Activate	ILLEGAL	
	L	H	L	L	BS	Column	Write	ILLEGAL	
	L	H	L	H	BS	Column	Read	ILLEGAL	
	L	H	H	L	X	X	Burst Termination	ILLEGAL	
	L	H	H	H	X	X	No Operation	No Operation; Idle after two clock cycles	
	H	X	X	X	X	X	Device Deselect	No Operation; Idle after two clock cycles	

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Command is being applied to.
2. Both Banks must be idle; otherwise it is an illegal action.
3. If CKE is active (high), the SDRAM will start the Auto (CBR) Refresh operation. If CKE is inactive (low), then the Self Refresh mode is entered.
4. The Current State only refers to one of the banks. If BS selects this bank, then the action is illegal. If BS selects the bank not being referenced by the Current State, then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low), then the Power Down mode is entered. Otherwise there is a No Operation.
6. The minimum and maximum Active time (t_{RAS}) must be satisfied.
7. The RAS to CAS Delay (t_{RCD}) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t_{RRD}) is not satisfied.



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
VDD	Power Supply Voltage	-1.0 to +4.6	V	1
VDDQ	Power Supply Voltage for Output	-1.0 to +4.6	V	1
V _{IN}	Input Voltage	-1.0 to +4.6	V	1
V _{OUT}	Output Voltage	-1.0 to +4.6	V	1
T _A	Operating Temperature (ambient)	0 to +70	°C	1
T _{STG}	Storage Temperature	-55 to +125	°C	1
P _D	Power Dissipation	1.0	W	1
I _{OUT}	Short Circuit Output Current	50	mA	1

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A= 0 to 70 °C)

Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
VDD	Supply Voltage	3.0	3.3	3.6	V	1
VDDQ	Supply Voltage for Output	3.0	3.3	3.6	V	1
V _{IH}	Input High Voltage	2.0	—	VDD + 0.3	V	1
V _{IL}	Input Low Voltage	-0.3	—	0.8	V	1

1. All voltages referenced to V_{SS} and V_{SSQ}.



Capacitance ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

Symbol	Parameter	Min.	Typ	Max.	Units	Notes
C_{I1}	Input Capacitance (A0 - A11)	2.0	2.7	4.0	pF	1
C_{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{CS}}$, CLK, CKE, DQM)	2.0	2.7	4.0	pF	1
C_O	Output Capacitance (DQ0 - DQ15)	2.0	4.0	5.0	pF	1

1. Multiply given planar values by 2 for 2-High stacked device.

DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

Symbol	Parameter	Min.	Max.	Units
$I_{I(L)}$	Input Leakage Current, any input ($0.0\text{V} \leq V_{IN} \leq 3.6\text{V}$), All Other Pins Not Under Test = 0V	-1	+1	μA
$I_{O(L)}$	Output Leakage Current (D_{OUT} is disabled, $0.0\text{V} \leq V_{OUT} \leq 3.6\text{V}$)	-1	+1	μA
V_{OH}	Output Level (TTL) Output "H" Level Voltage ($I_{OUT} = -2.0\text{mA}$)	2.4	VDDQ	V
V_{OL}	Output Level (TTL) Output "L" Level Voltage ($I_{OUT} = +2.0\text{mA}$)	0.0	0.4	V



Standby and Refresh Currents ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$) (Notes: 1)

Parameter	Symbol	Test Condition	Organization			Units	Notes		
			x4	x8	x16				
Precharge Standby Current in Power Down Mode	I_{CC1P}	$\text{CKE} \leq V_{IL}(\text{max}), t_{CK} = 15\text{ns}$	3	3	3	mA	2		
	I_{CC1PS}	$\text{CKE} \leq V_{IL}(\text{max}), t_{CK} = \text{Infinity}$	2	2	2	mA			
Precharge Standby Current in Non-Power Down Mode	I_{CC1N}	$\text{CKE} \geq V_{IH}(\text{min}), t_{CK} = 15\text{ns}$ Input Change every 30ns	25	25	25	mA	CS=High 2		
	I_{CC1NS}	$\text{CKE} \geq V_{IH}(\text{min}), t_{CK} = \text{Infinity}$ No Input Change	10	10	10	mA		2	
Active Standby Current in Power Down Mode	I_{CC2P}	$\text{CKE} \leq V_{IL}(\text{max}), t_{CK} = 15\text{ns}$	-80/-10	3	3	3	mA	3, 11	
			-322	2	2	—	mA	11	
	I_{CC2PS}	$\text{CKE} \leq V_{IL}(\text{max}), t_{CK} = \text{Infinity}$		2	2	2	mA	4, 11	
Active Standby Current in Non-Power Down Mode	I_{CC2N}	$\text{CKE} \geq V_{IH}(\text{min}), t_{CK} = 15\text{ns}$ Input Change every 30ns	25	25	25	mA	CS=High 5		
	I_{CC2NS}	$\text{CKE} \geq V_{IH}(\text{min}), t_{CK} = \text{Infinity}$ No Input Change	15	15	15	mA		6, 11	
Auto (CBR) Refresh Current	I_{CC3}	$\overline{\text{CAS}}$ Latency = 1 $t_{RC} \geq t_{RC}(\text{min})$	-10	85	85	85	mA	7, 8, 9, 10	
			-80	110	110	110			
			-322	90	90	90			
			$\overline{\text{CAS}}$ Latency = 2 $t_{RC} \geq t_{RC}(\text{min})$	-10	90	90	90		mA
				-80	140	140	140		
				-322	140	140	140		
$\overline{\text{CAS}}$ Latency = 3 $t_{RC} \geq t_{RC}(\text{min})$	-10	110	110	110	mA				
Self Refresh Current	I_{CC4}	$\text{CKE} \leq 0.2\text{V}$	-80/-10	2	2	2	mA	2	
			-322	400	400	—	μA		

1. For stacked devices: only one deck may be active at a time, except during self refresh.
2. For stacked devices: multiply the given planar (individual deck) values by 2.
3. For stacked devices: this is the active portion only. The total stack current includes the Precharge Standby current of the inactive deck ($I_{CC2P} + I_{CC1P}$).
4. For stacked devices: this is the active portion only. The total stack current includes the Precharge Standby current of the inactive deck ($I_{CC2PS} + I_{CC1PS}$).
5. For stacked devices: this is the active portion only. The total stack current includes the Precharge Standby current of the inactive deck ($I_{CC2N} + I_{CC1N}$).
6. For stacked devices: this is the active portion only. The total stack current includes the Precharge Standby current of the inactive deck ($I_{CC2NS} + I_{CC1NS}$).
7. For stacked devices: this is the active portion only. The total stack current includes the Precharge Standby current of the inactive deck ($I_{CC3} + I_{CC1N}$).
8. The specified values are valid when addresses are changed no more than once during $t_{CK}(\text{min})$.
9. The specified values are valid when No Operation commands are registered on every rising clock edge during $t_{RC}(\text{min})$.
10. The specified values are valid when data inputs (DQs) are stable during $t_{RC}(\text{min})$.
11. Active Standby Current will be higher if Clock Suspend is entered during a burst read cycle (add 1mA per DQ).



Operating Currents ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

Symbol	Parameter	Test Condition	CAS Latency	$t_{RC}(\text{min})$	Speed Sort	Organization			Units	Notes
						X4	X8	X16		
I_{CC5}	Operating Current Burst Length = 1	$t_{RC} = t_{RC}(\text{min})$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	90 ns	-10	95	95	95	mA	1, 2, 3
				72 ns	-80	130	130	135		
			CL=2	90 ns	-322	105	105	110	mA	
				90 ns	-10	105	105	110		
			CL=3	72 ns	-80	155	155	160	mA	
				70 ns	-322	160	160	170		
			90 ns	-10	125	125	130			
I_{CC6}	Operating Current Burst Length = 2	$t_{RC} = t_{RC}(\text{min})$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	120 ns	-10	75	75	80	mA	1, 2, 3, 4
				84 ns	-80	125	125	130		
			CL=2	105 ns	-322	100	100	105	mA	
				105 ns	-10	100	100	105		
			CL=3	80 ns	-80	155	155	160	mA	
				80 ns	-322	155	155	160		
			100 ns	-10	125	125	130			
I_{CC7}	Operating Current Burst Length = 4	$t_{RC} = t_{RC}(\text{min})$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	180 ns	-10	65	65	70	mA	1, 2, 3, 4
				108 ns	-80	115	120	125		
			CL=2	135 ns	-322	90	95	100	mA	
				135 ns	-10	90	95	100		
			CL=3	96 ns	-80	150	155	160	mA	
				100 ns	-322	145	150	160		
			120 ns	-10	120	125	130			
I_{CC8}	Operating Current Burst Length = 8	$t_{RC} = t_{RC}(\text{min})$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	300 ns	-10	55	60	65	mA	1, 2, 3, 4
				156 ns	-80	105	110	120		
			CL=2	195 ns	-322	85	90	100	mA	
				195 ns	-10	85	90	100		
			CL=3	128 ns	-80	150	155	165	mA	
				140 ns	-322	140	145	155		
			160 ns	-10	120	125	135			

1. The specified values are obtained with the output open.
2. The specified values are valid when addresses and DQs are changed no more than once during $t_{CK}(\text{min})$.
3. For stacked devices: this is the active portion only. The total stack current includes the Precharge Standby current of the inactive deck (Operating Current+ I_{CC1N}).
4. The specified values are obtained when the programmed burst length is executed to completion without interruption by a subsequent burst Read or Write cycle.




Operating Currents ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

Symbol	Parameter	Test Condition	CAS Latency	$t_{RC}(\text{min})$	Speed Sort	Organization			Units	Notes		
						X4	X8	X16				
I_{CC9}	Operating Current Burst Length = Full Page	$t_{RC} = \text{Infinity}$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	$t_{RC} = \infty$ $t_{CK}=30\text{ ns}$	-10	40	45	55	mA	1, 2, 3, 4		
				$t_{RC} = \infty$ $t_{CK}=12\text{ ns}$	-80	90	95	110				
				$t_{RC} = \infty$ $t_{CK}=15\text{ ns}$	-322	70	75	90				
			CL=2	$t_{RC} = \infty$ $t_{CK}=15\text{ ns}$	-10	70	75	90	mA			
				$t_{RC} = \infty$ $t_{CK}=8\text{ ns}$	-80	125	130	170				
				$t_{RC} = \infty$ $t_{CK}=10\text{ ns}$	-322	100	105	135				
				$t_{RC} = \infty$ $t_{CK}=10\text{ ns}$	-10	100	105	135				
				CL=3	$t_{RC} = \infty$ $t_{CK}=10\text{ ns}$	-80	125	130			170	mA
					$t_{RC} = \infty$ $t_{CK}=10\text{ ns}$	-10	100	105			135	
I_{CC10}	Operating Current 1-N Rule (Continuous Read/Write cycles with new column address registered each clock cycle)	$t_{RC} = \text{Infinity}$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	$t_{RC} = \infty$ $t_{CK}=30\text{ ns}$	-10	85	85	90	mA	1, 2, 3		
				$t_{RC} = \infty$ $t_{CK}=12\text{ ns}$	-80	165	165	175				
				$t_{RC} = \infty$ $t_{CK}=15\text{ ns}$	-322	130	130	140				
			CL=2	$t_{RC} = \infty$ $t_{CK}=15\text{ ns}$	-10	130	130	140	mA			
				$t_{RC} = \infty$ $t_{CK}=8\text{ ns}$	-80	220	220	240				
				$t_{RC} = \infty$ $t_{CK}=10\text{ ns}$	-322	175	175	190				
				$t_{RC} = \infty$ $t_{CK}=10\text{ ns}$	-10	175	175	190				
				CL=3	$t_{RC} = \infty$ $t_{CK}=10\text{ ns}$	-80	220	220			240	mA
					$t_{RC} = \infty$ $t_{CK}=10\text{ ns}$	-10	175	175			190	

1. The specified values are obtained with the output open.
2. The specified values are valid when addresses and DQs are changed no more than once during $t_{CK}(\text{min})$.
3. For stacked devices: this is the active portion only. The total stack current includes the Precharge Standby current of the inactive deck (Operating Current+ I_{CC1N}).
4. The specified values are obtained when the programmed burst length is executed to completion without interruption by a subsequent burst Read or Write cycle.

AC Characteristics (T_A= 0 to +70°C, V_{DD}= 3.3V ± 0.3V)

1. An initial pause of 100μs is required after power-up, then a Precharge All Banks command must be given followed by a minimum of two Auto (CBR) Refresh cycles before the Mode Register Set operation can begin.
2. The Transition time is measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
3. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC timing tests have V_{IL} = 0.4 V and V_{IH} = 2.4 V with the timing referenced to the 1.40V crossover point.
5. AC measurements assume t_T=1.0 ns.



Clock and Clock Enable Parameters

Symbol	Parameter	-80		-322		-10		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{CK3}	Clock Cycle Time, $\overline{\text{CAS}}$ Latency=3	8	125MHz	10	100MHz	10	100MHz	ns	
t _{CK2}	Clock Cycle Time, $\overline{\text{CAS}}$ Latency=2	12	83MHz	15	66MHz	15	66MHz	ns	
t _{CK1}	Clock Cycle Time, $\overline{\text{CAS}}$ Latency=1	—	—	—	—	30	33MHz	ns	
t _{AC3}	Clock Access Time, $\overline{\text{CAS}}$ Latency=3	—	6	—	6	—	8	ns	1, 2
t _{AC2}	Clock Access Time, $\overline{\text{CAS}}$ Latency=2	—	7	—	9	—	9	ns	1, 2
t _{AC1}	Clock Access Time, $\overline{\text{CAS}}$ Latency=1	—	—	—	—	—	27	ns	1, 2
t _{CKH}	Clock High Pulse Width	3	—	3	—	3.5	—	ns	3
t _{CKL}	Clock Low Pulse Width	3	—	3	—	3.5	—	ns	3
t _{CES}	Clock Enable Set-up Time	2	—	2	—	3	—	ns	
t _{CEH}	Clock Enable Hold Time	1	—	1	—	1	—	ns	
t _{CESP}	CKE Set-up Time (Power down mode)	2	—	2	—	3	—	ns	
t _T	Transition Time (Rise and Fall)	1	30	1	30	1	30	ns	

1. Access time is measured at 1.4V. See AC Characteristics: notes 1,2,3,4,5 and load circuit.
2. Access time is measured assuming a clock rise time of 1 ns. If clock rise time is longer than 1 ns, then (trise/2-0.5)ns should be added to the parameter.
3. Assumes clock rise and fall times are equal to 1 ns. If rise or fall time exceeds 1 ns, then other AC parameters under consideration should be compensated by an additional [(trise+tfall)/2-1]ns.



Common Parameters

Symbol	Parameter	-80		-322		-10		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CS}	Command Setup Time	2	—	2	—	3	—	ns
t _{CH}	Command Hold Time	1	—	1	—	1	—	ns
t _{AS}	Address and Bank Select Set-up Time	2	—	2	—	3	—	ns
t _{AH}	Address and Bank Select Hold Time	1	—	1	—	1	—	ns
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay	24	—	20	—	30	—	ns
t _{RC}	Bank Cycle Time	72	120K	70	120K	90	120K	ns
t _{RAS}	Active Command Period	48	120K	50	120K	60	120K	ns
t _{RP}	Precharge Time	24	—	20	—	30	—	ns
t _{RRD}	Bank to Bank Delay Time	16	—	20	—	20	—	ns
t _{CCD}	$\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ Delay Time (Same Bank)	1	—	1	—	1	—	CLK

Refresh Cycle

Symbol	Parameter	-80		-322		-10		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{REF}	Refresh Period	—	64	—	64	—	64	ms	1, 2
t _{SREX}	Self Refresh Exit Time	10ns + t _{RC}	—	10ns + t _{RC}	—	10ns + t _{RC}	—	ns	3

- 4096 cycles.
- Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to “wake-up” the device.
- Self Refresh Exit is an asynchronous operation. Self refresh exit is accomplished by starting the clock (CLK) and then asserting CKE high. During the exit time (t_{SREX}), no commands may be issued until t_{RC} is satisfied and CKE must remain high. It is recommended to hold CS high during the self refresh exit time, but NOP commands may be issued with each rising clock edge during this period as an alternative. To prevent erroneous exit of self refresh operation, a glitch suppressor circuit is incorporated into the CKE receiver. If CKE is asserted high (system noise) for less than 10ns (approximately), then the device will not exit self refresh operation.

Read Cycle

Symbol	Parameter	-80		-322		-10		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{OH}	Data Out Hold Time	2.5	—	3	—	3	—	ns	
t _{LZ}	Data Out to Low Impedance Time	2.5	—	2.5	—	3	—	ns	
t _{HZ3}	Data Out to High Impedance Time, CL= 3	2.5	8	2.5	8	3	8	ns	1
t _{HZ2}	Data Out to High Impedance Time, CL= 2	2.5	8	2.5	8	3	10	ns	1
t _{HZ1}	Data Out to High Impedance Time, CL= 1	—	—	—	—	3	18	ns	1
t _{DQZ}	DQM Data Out Disable Latency	2	—	2	—	2	—	CLK	

- Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.



Write Cycle

Symbol	Parameter	-80		-322		-10		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{DS}	Data In Set-up Time	2	—	2	—	3	—	ns	
t_{DH}	Data In Hold Time	1	—	1	—	1	—	ns	
t_{DPL}	Data Input to Precharge	8	—	15	—	10	—	ns	
t_{DQW}	DQM Write Mask Latency	0	—	0	—	0	—	CLK	



Clock Frequency and Latency

Symbol	Parameter	-80		-322		-10			Units
fCK	Clock Frequency	125	83	100	66	100	66	33	MHz
t _{CK}	Clock Cycle Time	8	12	10	15	10	15	30	ns
t _{AA}	$\overline{\text{CAS}}$ Latency	3	2	3	2	3	2	1	CLK
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay	3	2	2	2	3	2	1	CLK
t _{RL}	$\overline{\text{RAS}}$ Latency	6	4	5	4	6	4	2	CLK
t _{RC}	Bank Cycle Time	9	6	7	6	9	6	3	CLK
t _{RAS}	Minimum Bank Active Time	6	4	5	4	6	4	2	CLK
t _{RP}	Precharge Time	3	2	2	2	3	2	1	CLK
t _{DPL}	Data In to Precharge	1	1	2	1	1	1	1	CLK
t _{DAL}	Data In to Active/Refresh	4	3	4	3	4	3	2	CLK
t _{RRD}	Bank to Bank Delay Time	2	2	2	2	2	2	1	CLK
t _{CCD}	$\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ Delay Time	1	1	1	1	1	1	1	CLK
t _{WL}	Write Latency	0	0	0	0	0	0	0	CLK
t _{DQW}	DQM Write Mask Latency	0	0	0	0	0	0	0	CLK
t _{DQZ}	DQM Data Disable Latency	2	2	2	2	2	2	2	CLK
t _{CSL}	Clock Suspend Latency	1	1	1	1	1	1	1	CLK



Timing Diagrams	Page
AC Parameters for Write Timing	55
AC Parameters for Read Timing	56
Mode Register Set	57
Power on Sequence and Auto Refresh (CBR)	58
Clock Suspension During a Burst Read (Using CKE)	
$\overline{\text{CAS}}$ Latency = 1	59
$\overline{\text{CAS}}$ Latency = 2	60
$\overline{\text{CAS}}$ Latency = 3, $t_{\text{RCD}} = 3$	61
Clock Suspension During a Burst Write (Using CKE)	
$\overline{\text{CAS}}$ Latency = 1	62
$\overline{\text{CAS}}$ Latency = 2	63
$\overline{\text{CAS}}$ Latency = 3, $t_{\text{RCD}} = 3$	64
Power Down Mode and Clock Suspend	65
Auto Refresh (CBR)	66
Self Refresh (Entry and Exit)	67
Random Column Read (Page within same Bank)	
$\overline{\text{CAS}}$ Latency = 1	68
$\overline{\text{CAS}}$ Latency = 2	69
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	70
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 2$	71
Random Column Write (Page within same Bank)	
$\overline{\text{CAS}}$ Latency = 1	72
$\overline{\text{CAS}}$ Latency = 2	73
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$, $t_{\text{DPL}} = 1$	74
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 2$, $t_{\text{DPL}} = 2$	75
Random Row Read (Interleaving Banks)	
$\overline{\text{CAS}}$ Latency = 1	76
$\overline{\text{CAS}}$ Latency = 2	77
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	78



Timing Diagrams

Page

Random Row Write (Interleaving Banks)

$\overline{\text{CAS}}$ Latency = 1	79
$\overline{\text{CAS}}$ Latency = 2	80
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	81

Read And Write Cycle

$\overline{\text{CAS}}$ Latency = 1	82
$\overline{\text{CAS}}$ Latency = 2	83
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	84

Interleaved Column Read Cycle

$\overline{\text{CAS}}$ Latency = 1	85
$\overline{\text{CAS}}$ Latency = 2	86
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	87

Interleaved Column Write Cycle

$\overline{\text{CAS}}$ Latency = 1	88
$\overline{\text{CAS}}$ Latency = 2	89
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$, $t_{\text{DPL}} = 1$	90
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 2$, $t_{\text{DPL}} = 2$	91

Auto-Precharge after a Read Burst

$\overline{\text{CAS}}$ Latency = 1	92
$\overline{\text{CAS}}$ Latency = 2	93
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	94

Auto-Precharge after a Write Burst


$\overline{\text{CAS}}$ Latency = 1	95
$\overline{\text{CAS}}$ Latency = 2	96
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	97


Full Page Read Cycle


$\overline{\text{CAS}}$ Latency = 1	98
$\overline{\text{CAS}}$ Latency = 2	99
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	100



Timing Diagrams	Page
Full Page Write Cycle	
$\overline{\text{CAS}}$ Latency = 1	101
$\overline{\text{CAS}}$ Latency = 2	102
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	103
Byte Write Operation.....	104
Burst Read and Single Write Operation.....	105
Full Page Burst Read and Single Write Operation.....	106
Random Row Read (Interleaving Banks).....	107
Full Page Random Column Read	108
Full Page Random Column Write	109
Precharge Termination of a Burst	
$\overline{\text{CAS}}$ Latency = 1	110
$\overline{\text{CAS}}$ Latency = 2	111
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 3$	112
$\overline{\text{CAS}}$ Latency = 3, t_{RCD} , $t_{\text{RP}} = 2$, $t_{\text{DPL}} = 2$	113
$\overline{\text{CS}}$ Function (Only $\overline{\text{CS}}$ signal needs to be asserted at minimum rate).....	114













Power on Sequence and Auto Refresh (CBR)














Read command may be issued 1 clock sooner for -322 ($t_{\text{RCD}} = 2$ clocks)


















Self Refresh (Entry and Exit) *Note: The CLK signal must be reestablished prior to CKE returning high.**























Random Row Read (Interleaving Banks) (2 of 3)


Burst Length = 8, CAS Latency = 2





Random Row Read (Interleaving Banks) (3 of 3)


Burst Length = 8, CAS Latency = 3, t_{RCD} , $t_{RP} = 3$






Random Row Write (Interleaving Banks) (1 of 3)

Burst Length = 8, CAS Latency = 1











Random Row Write (Interleaving Banks) (3 of 3)


Burst Length = 8, CAS Latency = 3, t_{RCO} , $t_{RP} = 3$








































Full Page Read Cycle (2 of 3) Burst Length = Full Page, CAS Latency = 2














Full Page Write Cycle (2 of 3) Burst Length = Full Page, CAS Latency = 2








































PACKAGE DIMENSIONS (400mil; 44 lead; Thin Small Outline Package)



NOTE: All dimensions are in millimeters; Package Diagrams are not drawn to scale.



PACKAGE DIMENSIONS (400mil; 50 lead; Thin Small Outline Package)



NOTE: All dimensions are in millimeters; Package Diagrams are not drawn to scale.



PACKAGE DIMENSIONS (400mil; 44 lead; 2 High Stack; Thin Small Outline J Lead Package)



NOTE: All dimensions are in millimeters; Package Diagrams are not drawn to scale.



Revision Log

Revision	Contents Of Modification	
11/14/97	Initial Release (Preliminary)	
5/16/97	page 20	Correction to Auto-precharge description/diagram notes. (Page 23, 24)
	page 50	Change t_{DPL} from 8ns to 10ns for -10.
	page 67	Correct CKE transition.
	page 45	Correction of note regarding total stack current (CBR current).
7/14/97	page 25	Precharge Termination changed (now similar to burst stop).
	page 26	
	page 29	
	page 30	
	page 66	Correct \overline{WE} - Read Command.
	page 70	Precharge Termination changed: precharge and subsequent commands 1 clock sooner.
	page 70	Correct A10 - Precharge Command A.
	page 87	Precharge Termination changed: last precharge 1 clock sooner.
	page 95	Fix numbering of data - address Az.
	page 96	Fix numbering of data - address Az.
	page 98	Correct A10 - Read Command.
	page 101	Correct A10 - first Write Command.
	page 110	Correct A10 - Write and Read Commands.
	page 112	Precharge Termination: number of data bits after command changed.
page 113	Precharge Termination: number of data bits after command changed.	
8/21/97	page 45	Add note to I_{CC2NS} .



Revision Log

10/08/97	page 1	Remove -7, -8; Add -322, -90. Remove low power SR. Change max. data rate.
	page 2	Remove V _{REF} , remove part numbers.
	page 3	
	page 4	Remove V _{REF} .
	page 5	Change part number information.
	page 6	Remove V _{REF} . (Also, page 7 - page 9.)
	page 10	Remove V _{REF} in Power On description.
	page 14	Change max. data rate.
	page 43	Remove SSTL_3 Recommended DC Operating conditions.
	page 44	Remove SSTL_3 Output Characteristics.
	page 45	Change currents - different speed sorts.
	page 46	Change currents - different speed sorts.
	page 48	Remove -7, -8; Add -322, -90.
	page 49	
	page 50	
page 51	Change speed sorts.	
page 55	Correct address (Page 55 also).	
11/14/97	page 1	Remove x8 stack. Add Column address clarification. Add note to performance table.
	page 3	Remove x8 stack.
	page 5	Update ordering information.
	page 9	Remove x8 stack.
	page 22	Change diagrams.
	page 26	Change/ add diagram.
	page 28	Change diagram.
	page 30	Change/ add diagram.
	page 31	Change text (t _{DPL}).
	page 32	Change diagram/ text (t _{DPL}).
	page 45	Specify -322 I _{CC2P} , I _{CC4} currents.
	page 48	Change notes for AC Characteristics and Clock and Clock Enable Parameters tables (V _{IH} , V _{IL} , t _T).
	page 52	Correct/ clarify titles.
	page 71	Add timing diagram: Random column read, CL=3, t _{RCD} / t _{RP} = 2.
	page 75	
page 91	Change diagram.	
page 113		



Revision Log

1/05/98	page 1	Update speed sort information: remove -90, add -80. Also, page 5, page 14, page 45, page 46, page 48 - page 51.
	page 21	Update Auto-precharge description.
	page 22	Add diagrams showing Auto-precharge Interrupt. Also, page 23, page 24.
	page 26	Change -90 to -80 or add -80. Also, page 28, page 30.
	page 35	Update Power Down Mode description. Also, page 37.
	page 39	Update Read/Write with Auto-precharge notes.
	page 67	Correct address inputs.
	page 74	Add t_{DPL} clarification. Also, page 75, page 90, page 91, page 113.



© International Business Machines Corp. 1998

Printed in the United States of America
All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. **NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.**

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at <http://www.chips.ibm.com>

IBM Microelectronics manufacturing is ISO 9000 compliant.