

AAA1M304 Fast Page Mode CMOS 256K $\times$ 4 Dynamic RAM

DESCRIPTION

The AAA1M304 is a high performance CMOS Dynamic Random Access Memory organized as 262,144 words by 4 bits. The AAA1M304 is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The AAA1M304 features a high speed page mode operation in which high speed read, write or read-write is performed on any of the 1,024 bits defined by the column address. The asynchronous column address eases the system level timing constraints associated with a multiplexed address scheme with an extremely short row address capture time. The output is tri-stated by $\overline{\text{CAS}}$ which, in essence, acts as an output enable independent of $\overline{\text{RAS}}$ with very fast $\overline{\text{CAS}}$ to output access time.

Refresh is accomplished by performing $\overline{\text{RAS}}$ only refresh cycles, hidden refresh cycles, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, or normal read or write cycles on the 512 address combinations of A0 to A8 during an 8ms period.

Multiplexed address inputs permit AAA1M304 to be packaged in a standard 20-pin plastic DIP, 26-pin plastic SOJ and 20-pin plastic ZIP. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 5V $\pm$ 10% tolerance and direct interface with high performance TTL logic families.


FEATURES

- 262,144 $\times$ 4 bit Organization
- Single 5V $\pm$ 10% Power Supply
- Performance Ranges:

Parameter	-06	-07	-08
Max. $\overline{\text{RAS}}$ Access Time	60ns	70ns	80ns
Max. $\overline{\text{CAS}}$ Access Time	15ns	20ns	20ns
Max. Column Address Access Time	30ns	35ns	40ns
Min. Read/Write Cycle Time	110ns	130ns	150ns

- Low Power Operation
 - Standby current (CMOS) 1mA
 - Operating current 60mA
- 512 Refresh cycles distributed across 8ms
- In slow refresh version 512 cycles ($A_0 \sim A_8$)/64 msec during data retention.
- All input and output clocks are fully TTL and CMOS compatible
- Refresh modes:
 - $\overline{\text{RAS}}$ only, $\overline{\text{CAS}}$ before
 - $\overline{\text{RAS}}$ and hidden refresh
- High reliability plastic 20 pin 300 mil wide DIP, plastic 26pin SOJ, and plastic 20pin ZIP.

PIN CONFIGURATION




PIN NAMES

A0~A8	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{OE}}$	Output Enable
$\overline{\text{IO}_1} \sim \overline{\text{IO}_4}$	Data-in / Data-out
$\overline{\text{WE}}$	Write Enable
V_{CC}	+5V Supply
V_{SS}	Ground
NC	No Connection

AAA1M304
CMOS 256K × 4 Dynamic RAM

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Voltage on Any Pin Relative to V_{ss}	V_{in}, V_{out}	-1 to 7	V
Voltage on V_{cc} Relative to V_{ss}	V_{cc}	-1 to 7	V
Storage Temperature (Plastic)	T_{stg}	-55 to 125	°C
Power Dissipation	P_d	600	mW
Ambient Operating Temperature	T_a	0 to + 70	°C

* Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{cc}	Supply Voltage	4.5	5.0	5.5	V
V_{ss}	Supply Voltage		0		V
V_{IH}	Input High Voltage, All Inputs	2.4		6.5	V
V_{IL}	Input Low Voltage, All Inputs	-1.0		0.8	V

Note: All voltage values in this data sheet are with respect to V_{ss} .

DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V_{cc} = 5.0 V ±10%)

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTE
I _{CC1}	Average V _{cc} Power Supply Current (Operating)	-06 -07 -08		80 70 60	mA mA mA	t _{RC} = t _{RC} (min.) RAS, CAS, Address cycling	1, 2
I _{CC2}	V _{cc} Supply Current (TTL standby)			2	mA	RAS and CAS at V _{IH} . All Other Inputs ≥ V _{SS}	
I _{CC3}	V _{cc} Supply Current (RAS only Refresh)	-06 -07 -08		80 70 60	mA mA mA	t _{RC} = t _{RC} (min.) RAS cycling, CAS = V _{IH}	1
I _{CC4}	V _{cc} Supply Current (Fast page mode)	-06 -07 -08		50 40 30	mA mA mA	t _{PC} = t _{PC} (min.) RAS = V _{IL} CAS, Address cycling	1, 2
I _{CC5}	V _{cc} Supply Current (CAS before RAS Refresh)	-06 -07 -08		80 70 60	mA mA mA	t _{RC} = t _{RC} (min.) RAS, CAS cycling	1
I _{CC6}	V _{cc} Supply Current (CMOS standby)			1	mA	RAS and CAS ≥ V _{CC} -0.2V All Other Inputs ≥ V _{SS}	
I _{CC7}	Slow Refresh Operating Current (T _{RC} =125μsec, T _{RAS} ≤ 1μsec)			1	mA	All Inputs Stable at CMOS Standby level during RAS precharge	
I _{L1}	Input Leakage Current (Any input pin)		-10	10	μA	0V ≥ V _{IH} ≥ 5.5V, Others = 0V	
I _{L0}	Output Leakage Current (For high impedance state)		-10	10	μA	RAS at V _{IH} , CAS at V _{IH} 0V ≤ V _{OUT} ≤ 5.5V	
V _{OH}	Output High Voltage		2.4		V	I _{OH} = -5.0 mA	
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 4.2 mA	

Notes:

1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rate.
2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with outputs open.

CAPACITANCE (0°C ≤ Ta ≤ 70°C, V_{cc} = 5.0 V ±10%, f = 1 MHz)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{IN}	Address	—	4	pF
C _{IN}	RAS, CAS, WE, OE	—	4	pF
C _{OUT}	I/O1, I/O2, I/O3, I/O4	—	6	pF

AAA1M304
CMOS 256K × 4 Dynamic RAM

A.C. OPERATING CONDITIONS ($0^{\circ}\text{C} \leq T_a \leq 70^{\circ}\text{C}$, $V_{cc} = 5\text{ V} \pm 10\%$, $V_{ss} = 0\text{ V}$) (NOTES 3, 4, 5)

NO.	SYMBOL		PARAMETER	MM1M304-06		MM1M304-07		MM1M304-08		UNIT	NOTE
	JEDEC	STD		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t_{CL1QV}	t_{CAC}	Access Time from $\overline{\text{CAS}}$	—	15	—	20	—	20	ns	6
2	t_{CH2QV}	t_{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	—	30	—	35	—	40	ns	13
3	t_{AVQV}	t_{AA}	Access Time from Column Address	—	30	—	35	—	40	ns	7
4	t_{RL1QV}	t_{RAC}	Access Time from $\overline{\text{RAS}}$	—	60	—	70	—	80	ns	6
5	t_{RL1CH1}	t_{CSH}	$\overline{\text{CAS}}$ Hold Time	60	—	70	—	80	—	ns	
6	t_{RL1CH1}	t_{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	30	—	30	—	30	—	ns	
7	t_{CH2CL2}	t_{CPN}	$\overline{\text{CAS}}$ Precharge Time	10	—	10	—	10	—	ns	
8	t_{CH2CL2}	t_{CPT}	$\overline{\text{CAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test)	30	—	40	—	40	—	ns	
9	t_{CH2CL2}	t_{CP}	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	10	—	10	—	10	—	ns	
10	t_{CL1CH1}	t_{CAS}	$\overline{\text{CAS}}$ Pulse Width	15	10K	20	10K	20	10K	ns	
11	t_{CL1RL2}	t_{CSR}	$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	10	—	10	—	10	—	ns	
12	t_{CL1QV}	t_{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	—	0	—	0	—	ns	8
13	t_{CH2RL2}	t_{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	—	5	—	5	—	ns	
14	t_{CL1WL2}	t_{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	40	—	50	—	50	—	ns	11
15	t_{CL1AX}	t_{CAH}	Column Address Hold Time	10	—	15	—	15	—	ns	
16	t_{RL1AX}	t_{AR}	Column Address Hold Time Referenced to $\overline{\text{RAS}}$	25	—	35	—	35	—	ns	
17	t_{AVCL2}	t_{ASC}	Column Address Setup Time	0	—	0	—	0	—	ns	
18	t_{AVRH1}	t_{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	30	—	35	—	40	—	ns	
19	t_{AVWL2}	t_{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	60	—	65	—	70	—	ns	11
20	t_{CL1DX} t_{WL1DX}	t_{DH}	Data Hold Time	10	—	15	—	15	—	ns	13
21	t_{RL1DX}	t_{DHR}	Data Hold Time Referenced to $\overline{\text{RAS}}$	50	—	55	—	60	—	ns	
22	t_{DVCL2} t_{DVWL2}	t_{DS}	Data Setup Time	0	—	0	—	0	—	ns	13
23	t_{OL1QV}	t_{OEA}	$\overline{\text{OE}}$ Access Time	—	15	—	20	—	20	ns	
24	t_{WL1OL2}	t_{OEH}	$\overline{\text{OE}}$ Command Hold Time	15	—	20	—	20	—	ns	
25	t_{CH2QV}	t_{OED}	$\overline{\text{OE}}$ to Data Delay Time	15	—	20	—	20	—	ns	
26	t_{CH2QX}	t_{OFF}	Output Buffer Turn-off Delay Time	0	10	0	10	0	10	ns	10
27	t_{CH2QX}	t_{OEZ}	Output Buffer Turn-off Delay Time Referenced to $\overline{\text{OE}}$	0	15	0	20	0	20	ns	
28	t_{CL1RH1}	t_{RSH}	$\overline{\text{RAS}}$ Hold Time	15	—	20	—	20	—	ns	
29	t_{OL1RH1}	t_{RON}	$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	10	—	10	—	10	—	ns	
30	t_{RH2RL2}	t_{RP}	$\overline{\text{RAS}}$ Precharge Time	40	—	50	—	60	—	ns	
31	t_{RL1RH1}	t_{RAS}	$\overline{\text{RAS}}$ Pulse Width	60	100K	70	100	80	100K	ns	
32	t_{RL1RH1}	t_{RASP}	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	60	100K	70	100	80	100K	ns	
33	t_{RL1CL1}	t_{ROD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	15	45	20	50	20	60	ns	6
34	t_{RH2CL2}	t_{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0	—	0	—	0	—	ns	
35	t_{RL1AV}	t_{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	30	15	35	15	40	ns	7

NO.	SYMBOL		PARAMETER	MM1M304-06		MM1M304-07		MM1M304-08		UNIT	NOTE
	JEDEC	STD		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
36	t_{RL1WL2}	t_{RWD}	RAS to $\overline{WE}$ Delay Time	90	—	100	—	110	—	ns	11
37	t_{CH2WL2}	t_{RCH}	Read Command Hold Time	0	—	0	—	0	—	ns	9
38	t_{RH2WL2}	t_{RRH}	Read Command Hold Time Referenced to RAS	0	—	0	—	0	—	ns	9
39	t_{WH2CL2}	t_{RCS}	Read Command Setup Time	0	—	0	—	0	—	ns	
40	t_{RL2RL2}	t_{RC}	Random Read or Write Cycle Time	110	—	130	—	150	—	ns	
41	t_{CL2CL2}	t_{PC}	Read or Write Cycle Time (Fast Page Mode)	35	—	40	—	45	—	ns	13,14
42	t_{RL2RL2}	t_{RMW}	Read-Modify-Write Cycle Time	165	—	185	—	205	—	ns	
43	t_{CL2CL2}	t_{PRMW}	Read-Modify-Write Cycle Time (Fast Page Mode)	90	—	95	—	100	—	ns	13,14
44	t_{REF}	t_{REF}	Refresh Period	—	8	—	8	—	8	ms	15
45	t_{RL1AX}	t_{RAH}	Row Address Hold Time	10	—	10	—	10	—	ns	
46	t_{AVRL2}	t_{ASR}	Row Address Setup Time	0	—	0	—	0	—	ns	
47	t_t	t_t	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	4, 5
48	t_{CL1WH1}	t_{WCH}	Write Command Hold Time	10	—	15	—	15	—	ns	
49	t_{RL1WH1}	t_{WOR}	Write Command Hold Time Referenced to RAS	50	—	55	—	60	—	ns	
50	t_{WL1WH1}	t_{WP}	Write Command Pulse Width	10	—	10	—	15	—	ns	
51	t_{WL1CL2}	t_{WCS}	Write Command Setup Time	0	—	0	—	0	—	ns	11
52	t_{WL1CH1}	t_{CWL}	Write Command to $\overline{CAS}$ Lead Time	15	—	20	—	20	—	ns	
53	t_{WL1RH1}	t_{RWL}	Write Command to $\overline{RAS}$ Lead Time	15	—	20	—	20	—	ns	

Notes:

- An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{RAS}$ cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{CAS}$ before $\overline{RAS}$ initialization cycles instead of 8 $\overline{RAS}$ cycles are required. Eight initialization cycles are required after extended periods of bias without clocks (greater than 8ms).
- AC measurements assume $t_r=5$ ns. All AC parameters are measured with $V_L(\min.) \geq V_{SS}$ and $V_H(\max.) \leq V_{CC}$ and with a load equivalent to two TTL loads and 100pF.
- $V_{H1}(\min.)$ and $V_{L1}(\max.)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{H1} and V_{L1} .
- Operation within the $t_{RCD}(\max.)$ limit insures that $t_{RAC}(\max.)$ can be met. $t_{RCD}(\max.)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max.)$ limit, then access time is controlled by t_{CAC} .
- Operation within the $t_{RAD}(\max.)$ limit insures that $t_{RAC}(\max.)$ can be met. $t_{RAD}(\max.)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max.)$ limit, then access time is controlled exclusively by t_{AA} .
- Assumes three state test load (5pF and a 380 Ohm Thevenin equivalent).
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- $t_{OFF}(\max.)$ defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min.)$, the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\min.)$, $t_{CWD} \geq t_{CWD}(\min.)$ and $t_{AWD} \geq t_{AWD}(\min.)$, the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
- These parameters are referenced to $\overline{CAS}$ leading edge in early write cycles and to $\overline{WE}$ leading edge in read-modify-write cycles.
- Access time is determined by the longer of t_{AA} , t_{CAC} , or t_{CPA} .
- $t_{ASC} \geq t_{CP}$ to achieve $t_{PC}(\min.)$ and $t_{CPA}(\max.)$ values.
- In slow refresh version, 512 cycles ($A_0 \sim A_9$)/64msec is possible during data retention.

—This Page Intentionally Left Blank—

AAA1M304-53 Fast Page Mode CMOS 256K $\times$ 4 Dynamic RAM

DESCRIPTION

The AAA1M304 is a high performance CMOS Dynamic Random Access Memory organized as 262,144 words by 4 bits. The AAA1M304 is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.


The AAA1M304 features a high speed page mode operation in which high speed read, write and read-write is performed on any of the 1,024 bits defined by the column address. The asynchronous column address eases the system level timing constraints associated with a multiplexed address scheme with an extremely short row address capture time. The output is tri-stated by $\overline{\text{CAS}}$ which, in essence, acts as an output enable independent of RAS with very fast CAS to output access time.

Refresh is accomplished by performing $\overline{\text{RAS}}$ only refresh cycles, hidden refresh cycles, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, or normal read or write cycles on the 512 address combinations of A0 to A8 during an 8ms period.

Multiplexed address inputs permit AAA1M304 to be packaged in a standard 20-pin plastic DIP, 26-pin plastic SOJ and 20-pin plastic ZIP. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 5V $\pm$ 5% tolerance and direct interface with high performance TTL logic families.

- All input and output clocks are fully TTL and CMOS compatible
- Refresh modes:
 $\overline{\text{RAS}}$ only, $\overline{\text{CAS}}$ before
 $\overline{\text{RAS}}$ and hidden refresh
- High reliability plastic 20 pin 300 mil wide DIP, plastic 26pin SOJ, and plastic 20pin ZIP.

PIN CONFIGURATION




FEATURES

- 262,144 $\times$ 4 bit Organization
- Single 5V $\pm$ 5% Power Supply
- High Speed Operation
 - Min. $\overline{\text{RAS}}$ cycle time 100ns
 - Max. RAS Access Time 53ns
 - Max. Power Dissipation 420mw
- Fast page mode operation
- Low Power Operation
 - Standby current (CMOS) 1mA
 - Operating current 80mA
- 512 Refresh cycles distributed across 8ms
- In slow refresh version 512 cycles ($\text{A}_0 \sim \text{A}_8$)/64 msec during data retention.

PIN NAMES

A0~A8	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{OE}}$	Output Enable
I/O1~I/O4	Data-in / Data-out
$\overline{\text{WE}}$	Write Enable
Vcc	+5V Supply
Vss	Ground
NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Voltage on Any Pin Relative to V _{SS}	V _{in} , V _{out}	-1 to 7	V
Voltage on V _{CC} Relative to V _{SS}	V _{CC}	-1 to 7	V
Storage Temperature (Plastic)	T _{stg}	-55 to 125	°C
Power Dissipation	P _d	600	mW
Ambient Operating Temperature	T _a	0 to +70	°C

* Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.75	5.0	5.25	V
V _{SS}	Supply Voltage		0		V
V _{IH}	Input High Voltage, All Inputs	2.4		6.5	V
V _{IL}	Input Low Voltage, All Inputs	-1.0		0.8	V

Note: All voltage values in this data sheet are with respect to V_{SS}.

DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V_{cc} = 5.0V ±5%)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTE
I _{CC1}	Average V _{cc} Power Supply Current (Operating)		80	mA	t _{RC} = t _{RC} (min.) RAS, CAS, Address Cycling	1, 2
I _{CC2}	V _{cc} Supply Current (TTL standby)		2	mA	RAS and CAS at V _{IH} , All Other Inputs ≥ V _{SS}	
I _{CC3}	V _{cc} Supply Current (RAS only refresh)		80	mA	t _{RC} = t _{RC} (min.) RAS Cycling, CAS = V _{IH}	1
I _{CC4}	V _{cc} Supply Current (Fast page mode)		50	mA	t _{PC} = t _{PC} (min.) RAS = V _{IL} CAS, Address cycling	1, 2
I _{CC5}	V _{cc} Supply Current (CAS before RAS refresh)		80	mA	t _{RC} = t _{RC} (min.) RAS, CAS Cycling	1
I _{CC6}	V _{CC} Supply Current (CMOS standby)		1	mA	RAS and CAS ≥ V _{CC} - 0.2V All Other Inputs ≥ V _{SS}	
I _{CC7}	Slow Refresh Operating Current (T _{RC} = 125μsec, T _{RAS} ≤ 1μsec)		1	mA	All Inputs Stable at CMOS Standby level during RAS precharge	
I _{L1}	Input Leakage Current (Any input pin)	-10	10	μA	0V ≥ V _{IH} ≥ 5.5V, Others = 0V	
I _{L0}	Input Leakage Current (For high impedance state)	-10	10	μA	RAS at V _{IH} , CAS at V _{IH} 0V ≤ V _{OUT} ≤ 5.5V	
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -5.0 mA	
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 4.2 mA	

Notes:

1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rate.
2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.

CAPACITANCE (0°C ≤ Ta ≤ 70°C, V_{cc} = 5.0V ±5%, f = 1MHz)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{IN}	Address	—	4	pF
C _{IN}	RAS, CAS, WE, OE	—	4	pF
C _{OUT}	I/O1, I/O2, I/O3, I/O4	—	6	pF

AAA1M304-53
CMOS 256K × 4 Dynamic RAM

A.C. OPERATING CONDITIONS (0 °C ≤ Ta ≤ 70 °C, V_{cc} = 5 V ± 5%, V_{ss} = 0 V) (NOTES 3, 4, 5)

NO.	SYMBOL		PARAMETER	AAA1M304-53		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.		
1	t _{CL1QV}	t _{CAC}	Access Time from $\overline{\text{CAS}}$	—	15	ns	6
2	t _{CH2QV}	t _{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	—	26	ns	13
3	t _{AVQV}	t _{AA}	Access Time from Column Address	—	26	ns	7
4	t _{RL1QV}	t _{RAC}	Access Time from $\overline{\text{RAS}}$	—	53	ns	6
5	t _{RL1CH1}	t _{CSH}	$\overline{\text{CAS}}$ Hold Time	53	—	ns	
6	t _{RL1CH1}	t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	30	—	ns	
7	t _{CH2CL2}	t _{CPN}	$\overline{\text{CAS}}$ Precharge Time	10	—	ns	
8	t _{CH2CL2}	t _{CPT}	$\overline{\text{CAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test)	30	—	ns	
9	t _{CH2CL2}	t _{CP}	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	10	—	ns	
10	t _{CL1CH1}	t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	15	10K	ns	
11	t _{CL1RL2}	t _{CSR}	$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	10	—	ns	
12	t _{CL1QV}	t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	—	ns	8
13	t _{CH2RL2}	t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	—	ns	
14	t _{CL1WL2}	t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	40	—	ns	11
15	t _{CL1AX}	t _{CAH}	Column Address Hold Time	10	—	ns	
16	t _{RL1AX}	t _{AR}	Column Address Hold Time Referenced to $\overline{\text{RAS}}$	23	—	ns	
17	t _{AVCL2}	t _{ASC}	Column Address Setup Time	0	—	ns	
18	t _{AVRH1}	t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	26	—	ns	
19	t _{AVWL2}	t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	54	—	ns	11
20	t _{CL1DX} t _{WL1DX}	t _{DH}	Data Hold Time	10	—	ns	13
21	t _{RL1DX}	t _{DHR}	Data Hold Time Referenced to $\overline{\text{RAS}}$	50	—	ns	
22	t _{DVCL2} t _{DVWL2}	t _{DS}	Data Setup Time	0	—	ns	13
23	t _{OL1QV}	t _{DEA}	$\overline{\text{OE}}$ Access Time	—	15	ns	
24	t _{WL1OL2}	t _{DEH}	$\overline{\text{OE}}$ Command Hold Time	15	—	ns	
25	t _{OH2QV}	t _{OED}	$\overline{\text{OE}}$ to Data Delay Time	15	—	ns	
26	t _{CH2QX}	t _{OFF}	Output Buffer Turn-off Delay Time	0	7	ns	10
27	t _{OH2QX}	t _{OEZ}	Output Buffer Turn-off Delay Time Referenced to $\overline{\text{OE}}$	0	7	ns	
28	t _{CL1RH1}	t _{RSH}	$\overline{\text{RAS}}$ Hold Time	15	—	ns	
29	t _{OL1RH1}	t _{ROH}	$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	10	—	ns	
30	t _{RH2RL2}	t _{RP}	$\overline{\text{RAS}}$ Precharge Time	30	—	ns	
31	t _{RL1RH1}	t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	53	100K	ns	
32	t _{RL1RH1}	t _{RASP}	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	53	100K	ns	
33	t _{RL1CL1}	t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	13	45	ns	6
34	t _{RH2CL2}	t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0	—	ns	
35	t _{RL1AV}	t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	13	27	ns	7


NO.	SYMBOL		PARAMETER	AAA1M304-53		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.		
36	t_{RL1WL2}	t_{RWD}	RAS to WE Delay Time	83	—	ns	11
37	t_{CH2WL2}	t_{RCH}	Read Command Hold Time	0	—	ns	9
38	t_{RH2WL2}	t_{RRH}	Read Command Hold Time Referenced to RAS	0	—	ns	9
39	t_{WH2CL2}	t_{RCS}	Read Command Setup Time	0	—	ns	
40	t_{RL2RL2}	t_{RC}	Random Read or Write Cycle Time	100	—	ns	
41	t_{CL2CL2}	t_{PC}	Read or Write Cycle Time (Fast Page Mode)	30	—	ns	13, 14
42	t_{RL2RL2}	t_{RMW}	Read-Modify-Write Cycle Time	155	—	ns	
43	t_{CL2CL2}	t_{PRMW}	Read-Modify-Write Cycle Time (Fast Page Mode)	84	—	ns	13, 14
44	t_{REF}	t_{REF}	Refresh Period	—	8	ms	15
45	t_{RL1AX}	t_{RAH}	Row Address Hold Time	8	—	ns	
46	t_{AVRL2}	t_{ASR}	Row Address Setup Time	0	—	ns	
47	t_r	t_r	Transition Time (Rise and Fall)	2	50	ns	4, 5
48	t_{CL1WH1}	t_{WCH}	Write Command Hold Time	10	—	ns	
49	t_{RL1WH1}	t_{WCR}	Write Command Hold Time Referenced to RAS	50	—	ns	
50	t_{WL1WH1}	t_{WP}	Write Command Pulse Width	10	—	ns	
51	t_{WL1CL2}	t_{WCS}	Write Command Setup Time	0	—	ns	11
52	t_{WL1CH1}	t_{CWL}	Write Command to CAS Lead Time	15	—	ns	
53	t_{WL1RH1}	t_{RWL}	Write Command to RAS Lead Time	15	—	ns	

Notes:


- An initial pause of 200 μ s is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS initialization cycles instead of 8 RAS cycles are required. Eight initialization cycles are required after extended periods of bias without clocks (greater than 8ms).
- AC measurements assume $t_r=5$ ns. All AC parameters are measured with $V_{IL}(\text{min.}) \geq V_{SS}$ and $V_{IH}(\text{max.}) \leq V_{CC}$ and with a load equivalent to two TTL loads and 100pF.
- $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
- Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{CAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled exclusively by t_{AA} .
- Assumes three state test load (5pF and a 380 Ohm Thevenin equivalent).
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- $t_{OFF}(\text{max.})$ defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
- These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in read-modify-write cycles.
- Access time is determined by the longer of t_{AA} , t_{CAC} , or t_{CPA} .
- $t_{ASC} \geq t_{CP}$ to achieve $t_{PC}(\text{min.})$ and $t_{CPA}(\text{max.})$ values.
- In slow refresh version, 512 cycles ($A_0 \sim A_9$)/64 msec is possible during data retention.

AAA1M304 SERIES
CMOS 256K × 4 Dynamic RAM

READ CYCLE




WRITE CYCLE (EARLY WRITE)




AAA1M304 SERIES
CMOS 256K × 4 Dynamic RAM


WRITE CYCLE ($\overline{\text{OE}}$ -CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE







$\overline{\text{RAS}}$ ONLY REFRESH CYCLE




$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




20 PIN PLASTIC DIP (300 mil) (Unit: mm)




AAA1M304 SERIES
CMOS 256K $\times$ 4 Dynamic RAM

26 PIN PLASTIC SOJ (Unit: mm)



20 PIN PLASTIC ZIP (Unit: mm)



AAA1M304 SERIES
CMOS 256K × 4 Dynamic RAM

ORDERING INFORMATION

AAA1M30XX - XXX

REFRESH S : Slow Refresh

SPEED 53 : 53ns
 06 : 60ns
 07 : 70ns
 08 : 80ns

PACKAGE P : Plastic DIP
 J : Plastic SOJ
 Z : Plastic ZIP

MODE 4: : x4 Fast Page



PACKAGE AND PINOUT DETAILS

N M B/ SEMICONDUCTOR DIV 45E D ■ 6429234 0000336 7 ■ NMB


AAA2800 SERIES - 256K x 1

AAA1M300 SERIES - 1M x 1


T-91-20



AAA4M200 SERIES - 4M x 1



MM2800 J8/J9 SERIES - 256K x 8/9



PACKAGE AND PINOUT DETAILS



N M B/ SEMICONDUCTOR DIV

45E D

6429234 0000337 9 NMBT-91-20

AAA1M300 SERIES - 256K x 4

MM4M200 J8/J9 SERIES - 4M x 8/9




PACKAGE AND PINOUT DETAILS


N M B/ SEMICONDUCTOR DIV 45E D ■ 6429234 0000338 0 ■ NMBT-91-20

MM256K0J36/MM512K0J36 SERIES - 256K x 36 and 512K x 36

256K x 36
(Components on one side of PCB)



512K x 36
(Components on both sides of PCB)




Pinout Variations

	-06	-07	-08
*1	TBD	Vss	NC
*2	TBD	NC	Vss


Note: TBD: To be determined

MM1M0J36/MM2M0J36 - 1M x 36 and 2M x 36

1M x 36
(Components on one side of PCB)



2M x 36
(Components on both sides of PCB)



Pinout Variations

	-06	-07	-08
*1	TBD	Vss	NC
*2	TBD	NC	Vss


Note: TBD: To be determined

PACKAGE AND PINOUT DETAILS

N M B/ SEMICONDUCTOR DIV 45E D ■ 6429234 0000339 2 ■ NMBT-91-20

MM256K0J8R/J9R SERIES - (3 CHIP "R" VERSION)
 MM1M0J8/J9 SERIES - (3 CHIP VERSION)
 MM1M0J8R/J9R SERIES - (3 CHIP "R" VERSION)

L MODULE



V_{CC} CAS₁ A₀ A₁ DQ₂ A₂ A₃ V_{SS} DQ₃ A₄ A₅ DQ₄ A₆ DQ₅ A₇ DQ₆ A₈ NC DQ₆ WE V_{SS} DQ₇ NC DQ₈ Q₀ RAS₁ CAS₂ D₀ V_{CC}

S MODULE



(1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) (18) (19) (20) (21) (22) (23) (24) (25) (26) (27) (28) (29) (30)

V_{CC} CAS₁ DQ₁ A₀ A₁ DQ₂ A₂ A₃ V_{SS} DQ₃ A₄ A₅ DQ₄ A₆ DQ₅ A₇ DQ₆ A₈ NC DQ₆ WE V_{SS} DQ₇ NC DQ₈ Q₀ RAS₁ CAS₂ D₀ V_{CC}

Pinout 18 Variations

256K x 8/9	3 Chip "R"	N/C
1M x 8/9	3 Chip	A9
1M x 8/9	3 Chip "R"	A9