

# MSM9223

## 27-Bit Duplex/Triplex VFD Controller/Driver with Digital Dimming, ADC and Keyscan

### GENERAL DESCRIPTION

The MSM9223 is a full CMOS controller/driver for Duplex or Triplex vacuum fluorescent display tube. It consists of 27-segment driver outputs and 3-grid pre-driver outputs, so that it can drive directly up to 81-segment VFD.


MSM9223 features a digital dimming function, a 6-ch ADC, a 5×5 keyscan circuit and an encoder type switch interface.

MSM9223 provides an interface with a microcontroller only by three signal lines: DATA I/O, CLOCK and CS.


### FEATURES

- Supply voltage ( $V_{DD}$ ) : 8 to 18.5V (Built-in 5V regulator for logic)
- Duplex/Triplex selectable
- Applicable VFD tube : 2 Grids × 27 Anodes VFD tube  
: 3 Grids × 27 Anodes VFD tube
- 27-segment driver outputs :  $I_{OH}=-5mA$  at  $V_{OH}=V_{DD}-0.8V$  (SEG1 to 19)  
 $I_{OH}=-10mA$  at  $V_{OH}=V_{DD}-0.8V$  (SEG20 to 27)
- 3-grid pre-driver outputs :  $I_{OL}=10mA$  at  $V_{OL}=2V$
- Built-in digital dimming circuit (10-bit resolution)
- Built-in 6-ch A/D converter
- Built-in 5 × 5 keyscan circuit
- Interface circuit for an encoder type rotary switch
- Built-in oscillation circuit (external R and C)
- Built-in Power-On-Reset circuit
- Package:  
64-pin plastic QFP (QFP64-P-1420-1.00-BK)      Product name: MSM9223GS-BK

**BLOCK DIAGRAM**



**PIN CONFIGURATION (TOP VIEW)**




NC: No connection

**64-pin Plastic QFP**

## PIN DESCRIPTIONS

Pin	Symbol	Type	Description
1, 51	V <sub>DD</sub>	—	Power supply pins. Pin1 and pin51 should be connected externally.
8	D-GND	—	D-GND is ground pin for the VFD driver circuit. L-GND is ground pin for the logic circuit. Pins 8 and 26 should be connected externally.
26	L-GND	—	
24	V <sub>CC</sub>	0	5V output pin for internal logic portion and external logic circuit.
33	V <sub>REG</sub>	0	Reference voltage (5V) output pin for A/D converter.
40 to 50, 52 to 59	SEG1 to 19	0	Segment (anode) signal output pins for a VFD tube. These pins can be directly connected to the VFD tube. External circuit is not required. I <sub>OH</sub> ≤ -5 mA
60 to 64, 2 to 4	SEG20 to 27	0	Segment (anode) signal output pins for a VFD tube. These pins can be directly connected to the VFD tube. External circuit is not required. I <sub>OH</sub> ≤ -10 mA
5, 6, 7	$\overline{\text{GRID1 to 3}}$	0	Inverted Grid signal output pins. For pre-driver, the external circuit is required. I <sub>OL</sub> ≤ 10 mA
29	CS	I	Chip Select input pin. Data input/output operation is valid when this pin is set at a High level.
28	CLOCK	I	Serial clock input pin. Data is input and/or output through the DATA I/O pin at the rising edge of the serial clock.
27	DATA I/O	I/O	Serial data input/output pin. Data is input to / comes out from the shift register at the rising edge of the serial clock.
22	INT	0	Interrupt signal output to microcontroller. When any key of key matrix is pressed or released, key scanning is started. After the completion of the one cycle, this pin goes to high level and keeps the high level until keyscan stop mode is selected.
23	DUP/ $\overline{\text{TRI}}$	I	Duplex/Triplex operation select input pin. Duplex (1/2 duty) operation is selected when this pin is set at a V <sub>CC</sub> level. Triplex (1/3 duty) operation is selected when this pin is set at a GND level.
34 to 39	CH1 to 6	I	Analog voltage input pin for the 8-bit A/D converter.
20, 21	A1, B1	0	Input pin for the encoder type rotary switch. Each input has chattering absorption function of 620ns typical.
14 to 18	COL1 to 5	I	Return inputs from the key matrix. These pins are active low. When key matrix are in the inactive state, these pins are at high level through the internal pull-up resistors. All the inputs do not have the chattering absorption function for the keyscans.
9 to 13	ROW1 to 5	0	Key switch scanning outputs. Normally low level is output through these pin. When any switch of key matrix is depressed or released, key scanning is started and is continued until keyscan stop mode is selected. When keyscan stop mode is selected, all outputs of ROW1 to 5 go back to low level.

Pin	Symbol	Type	Description
32	DIM OUT	0	Dimming pulse output. Connect this pin to the slave side DIM IN pin.
30, 31	SYNC OUT 1, 2	0	Synchronous signal input. Connect these pins to the SYNC IN1 and SYNC IN2 pins of a slave side.
25	OSC0	I/O	RC oscillator connecting pins. Connect a resistor (R2) between the V <sub>CC</sub> and OSC0 pins, and a capacitor (C2) between the OSC0 pin and the GND, and a capacitor (C3) between the V <sub>CC</sub> and the GND. C <sub>3</sub> is for V <sub>CC</sub> stabilization.



**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	$V_{DD}$	—	-0.3 to +20	V
Input Voltage	$V_{IN}$	—	-0.3 to +6.0	V
Power Dissipation	$P_D$	$T_a = 85^\circ\text{C}$	590	mW
Storage Temperature	$T_{STG}$	—	-55 to +150	$^\circ\text{C}$
Output Current	$I_{O1}$	SEG1 to 19	-10.0 to +2.0	mA
	$I_{O2}$	SEG20 to 27	-20.0 to +2.0	mA
	$I_{O3}$	GRID1 to 3	-7.0 to +20.0	mA
	$I_{O4}$	DIM OUT, SYNC OUT1, SYNC OUT2	-2.0 to +2.0	mA

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	
Driver Supply Voltage	$V_{DD}$	—	8.0	13.0	18.5	V	
High Level Input Voltage	$V_{IH}$	All inputs except OSC0	3.8	—	5.5	V	
Low Level Input Voltage	$V_{IL}$	All inputs except OSC0	0.0	—	0.8	V	
Clock Frequency	$f_C$	—	—	—	1.0	MHz	
Oscillation Frequency	$f_{OSC}$	$R_2 = 10\text{k}\Omega \pm 5\%$ , $C_2 = 27\text{pF} \pm 5\%$	2.6	3.3	4.0	MHz	
Frame Frequency	$f_{FR}$	$R_2 = 10\text{k}\Omega \pm 5\%$ , $C_2 = 27\text{pF} \pm 5\%$	1/3 Duty	211	269	325	Hz
			1/2 Duty	317	403	488	Hz
Operating Temperature	$T_{OP}$	—	-40	—	+85	$^\circ\text{C}$	

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

(Ta=-40 to +85°C, V<sub>DD</sub>=8.0 to 18.5V)

Parameter	Symbol	Applied pin	Condition	Min.	Max.	Unit	
High Level Input Voltage	V <sub>IH</sub>	*1)	—	3.8	5.5	V	
Low Level Input Voltage	V <sub>IL</sub>	*1)	—	0.0	0.8	V	
High Level Input Current	I <sub>IH1</sub>	*2)	V <sub>IH</sub> =3.8V	-5.0	+5.0	μA	
	I <sub>IH2</sub>	*3)	V <sub>IH</sub> =3.8V	-100	-5.0	μA	
Low Level Input Current	I <sub>IL1</sub>	*2)	V <sub>IL</sub> =0.0V	-5.0	+5.0	μA	
	I <sub>IL2</sub>	*3)	V <sub>IL</sub> =0.0V	-300	-70	μA	
High Level Output Voltage	V <sub>OH1</sub>	SEG1 to 19	V <sub>DD</sub> =9.5V	I <sub>OH1</sub> =-5mA	V <sub>DD</sub> -0.8	V <sub>DD</sub>	V
	V <sub>OH2</sub>	SEG20 to 27		I <sub>OH2</sub> =-10mA	V <sub>DD</sub> -0.8	V <sub>DD</sub>	V
	V <sub>OH3</sub>	GRID1 to 3		I <sub>OH3</sub> =-5mA	V <sub>DD</sub> -0.8	V <sub>DD</sub>	V
	V <sub>OH4</sub>	*4)		I <sub>OH4</sub> =-200μA	4.0	5.5	V
				Output Open	4.5	5.5	V
Low Level Output Voltage	V <sub>OL1</sub>	SEG1 to 19	V <sub>DD</sub> =9.5V	I <sub>OL1</sub> =500μA	—	2.0	V
	V <sub>OL2</sub>	SEG20 to 27		I <sub>OL2</sub> =500μA	—	2.0	V
	V <sub>OL3</sub>	GRID1 to 3		I <sub>OL3</sub> =10mA	—	2.0	V
	V <sub>OL4</sub>	*5)		I <sub>OL4</sub> =300μA	—	0.8	V
Supply Current	I <sub>DD</sub>	V <sub>DD</sub>	f <sub>OSC</sub> =3.3MHz, no load	—	10	mA	
Supply Voltage for Logic	V <sub>L</sub>	V <sub>CC</sub>	C <sub>3</sub> =0.01μF±10%, I <sub>O</sub> =0 to -10mA	4.5	5.5	V	

\*1) CS, CLOCK, DATA I/O DUP/ $\overline{\text{TRI}}$ , A1, B1, COL1 to 5\*2) CS, CLOCK, DATA I/O DUP/ $\overline{\text{TRI}}$ , A1, B1

\*3) COL1 to 5

\*4) DATA I/O, INT, DIM OUT, SYNC OUT1, SYNC OUT2

\*5) DATA I/O, INT, DIM OUT, SYNC OUT1, SYNC OUT2, ROW1 to 5

## AC Characteristics


(Ta=-40 to +85°C, V<sub>DD</sub>=8.0 to 18.5V)

Parameter	Symbol	Condition	Min.	Max.	Unit	
Clock Frequency	f <sub>C</sub>	—	—	1.0	MHz	
Clock Pulse Width	t <sub>CW</sub>	—	400	—	ns	
Data Setup Time	t <sub>DS</sub>	—	400	—	ns	
Data Hold Time	t <sub>DH</sub>	—	400	—	ns	
CS Off Time	t <sub>CSL</sub>	R2=10kΩ±5%, C2=27pF±5%	20	—	μs	
CS Setup Time (CS-Clock)	t <sub>CSS</sub>	—	400	—	ns	
CS Hold Time (Clock-CS)	t <sub>CSH</sub>	—	400	—	ns	
DATA Output Delay Time (Clock-DATA I/O)	t <sub>PD</sub>	—	—	1.0	μs	
Output Slew Rate Time	t <sub>R</sub>	C <sub>L</sub> =100pF	t <sub>R</sub> =20% to 80%	—	4.0	μs
	t <sub>F</sub>		t <sub>F</sub> =80% to 20%	—	4.0	μs
V <sub>DD</sub> Rise Time	t <sub>PRZ</sub>	Mounted in a unit	—	100	μs	
V <sub>DD</sub> Off Time	t <sub>POF</sub>	Mounted in a unit, V <sub>DD</sub> =0.0V	5.0	—	ms	
CS Wait Time	t <sub>RSOFF</sub>	—	400	—	μs	




## TIMING DIAGRAM


### Data Input Timing



### Data Output Timing



### Reset Timing



### Driver Output Timing



**A/D Converter Characteristics**

(Ta = -40 to +85°C, V<sub>DD</sub> = 8.0 to 18.0 V)


Parameter	Condition	Min.	Typ.	Max.	Unit
A/D Conversion Accuracy	—	—	—	±1	LSB
Reference Voltage (V <sub>REG</sub> )	—	4.5	5.0	5.5	V
Output Current	—	—	—	-10	mA
Input Voltage Range	—	GND	—	V <sub>REG</sub>	V
Conversion Time/Channel	R2 = 10kΩ±5%, C2 = 27pF±5%	256	310	394	μs

**Keyscan Characteristics**


(Ta = -40 to +85°C, V<sub>DD</sub> = 8.0 to 18.0 V)

Parameter	Condition	Min.	Typ.	Max.	Unit
Keyscan Cycle Time	R2 = 10kΩ±5%, C2 = 27pF±5%	160	194	246	μs
Keyscan Pulse Width	R2 = 10kΩ±5%, C2 = 27pF±5%	32	39	49	μs


**Keyscan Timing**




**Output Timing (Duplex Operation)** \*1bit time=4/f<sub>OSC</sub>  
 (The dimming data is 1016/1024)




**Output Timing (Triplex Operation)** \*1bit time=4/f<sub>OSC</sub>  
 (The dimming data is 1016/1024)



**Output Timing (Duplex Operation)** \*1bit time=4/f<sub>OSC</sub>  
 (The dimming data is 64/1024)



**Output Timing (Triplex Operation)** \*1bit time=4/f<sub>OSC</sub>  
 (The dimming data is 64/1024)



## FUNCTIONAL DESCRIPTION

### Power-on Reset

When power is turned on, MSM9223 is initialized by the internal power-on reset circuit. The status of the internal circuit after initialization is as follows:

- The contents of the shift registers and latches are set to "0".
- The digital dimming duty cycle is set to "0".
- All segment outputs are set to Low level.
- All grid outputs are set to High level.
- All the ROW outputs are set to Low level.
- INT output is set to Low level.

### Data Input and Output

Data input and output through the DATA-I/O pin is valid only when the CS pin is set at a High level.

The input data to DATA I/O pin is shifted into the shift register at the rising edge of the serial clock. The data is automatically loaded to the latches when the CS pin is set at a Low level.

10-bit dimming data (D1 to D10) and 27-bit segment data (S1 to S27) are used for inputting of dimming data and display data. To transfer these two data, the mode data (M0 to M2) must be sent after each of these data succeedingly.

The output data from the DATA I/O pin is output from the shift register at the rising edge of the serial clock.

MSM9223 outputs 48-bit (6ch × 8bits) A/D data (A11 to A68) and 29-bit key data (S11 to S55, R1 and Q1 to Q3). To receive these data, the mode data (M0 to M2) must be sent first and then CS must be set once to Low level and set again to High level.

Then inputting serial clocks, these data are output from the DATA I/O pin.

When the CS pin is set at a Low level, the DATA I/O pin returns to an input pin.

To stop the keyscan, the only mode data (M0 to M2) must be sent. After the mode data transfer, the key scanning is stopped immediately.

### Mode Data

MSM9223 has the seven function modes. The function mode is selected by the mode data (M0 to M2). The relation between function mode and mode data (M0 to M2) is as follows:


FUNCTION MODE	OPERATING MODE	FUNCTION DATA		
		M0	M1	M2
0	Segment Data for $\overline{\text{GRID1-3}}$ Input	0	0	0
1	Segment Data for $\overline{\text{GRID1}}$ Input	1	0	0
2	Segment Data for $\overline{\text{GRID2}}$ Input	0	1	0
3	Segment Data for $\overline{\text{GRID3}}$ Input	1	1	0
4	Digital Dimming Data Input	0	0	1
5	Keyscan Stop	1	0	1
6	Switch Data Output	0	1	1
7	A/D Data Output	1	1	1

**Segment Data Input [Function Mode: 0 to 3]**

- MSM9223 receives the segment data when function mode 0 to 3 are selected.
- The same segment data is transferred to the 3 segment data latch correspond to GRID 1 to 3 at the same time when the function mode 0 is selected.
- The segment data is transferred to only one segment data latch that is selected by mode data, when the function mode is 1, 2 or 3 is selected.
- Segment output (SEG1 to 27) becomes High level when the segment data (S1 to 27) is High level.

[Data Format]

Input Data : 30 bits  
 Segment Data : 27 bits  
 Mode Data : 3 bits



[Bit correspondence between segment output and segment data]

SEG n	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Segment data	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14	S15	S16
SEG n	17	18	19	20	21	22	23	24	25	26	27					
Segment data	S17	S18	S19	S20	S21	S22	S23	S24	S25	S26	S27					

**Digital Dimming Data Input [Function Mode: 4]**

- MSM9223 receives the digital dimming data when function mode 4 is selected.
- The output duty changes in the range of 0/1024 (0%) to 1016/1024 (99.2%) for each grid.
- The 10-bit digital dimming data is input from LSB.

[Data Format]

Input Data : 13 bits  
 Digital Dimming Data: 10 bits  
 Mode Data : 3 bits

Bit	1	2	3	4	5	6	7	8	9	10	11	12	13
Input Data	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	M0	M1	M2
	<div style="display: flex; justify-content: space-between; align-items: center;"> <span>LSB</span> <span>MSB</span> </div> <p style="text-align: center;">Digital Dimming Data (10bits)</p> <div style="display: flex; justify-content: flex-end; align-items: center; margin-right: 20px;"> <span>Mode Data (3bits)</span> </div>												

(LSB)		Dimming Data								(MSB)		Duty Cycle
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10			
0	0	0	0	0	0	0	0	0	0	0	0/1024	
1	0	0	0	0	0	0	0	0	0	0	1/1024	
⋮												
1	1	1	0	1	1	1	1	1	1	1	1015/1024	
0	0	0	1	1	1	1	1	1	1	1	1016/1024	
1	0	0	1	1	1	1	1	1	1	1	1016/1024	
⋮												
1	1	1	1	1	1	1	1	1	1	1	1016/1024	

**Keyscan Stop [Function Mode: 5]**

- MSM9223 stops a key scanning when function mode 5 are selected.
- To select this mode, the only mode data (M0 to M2) is needed.
- The actual time lag range between receipt of the keyscan stop command and the ceasing of scanning is 2.4µs to 3.6µs

[Input Data Format]

Input Data : 3 bits  
 Mode Data : 3 bits

Bit	28	29	30
Input Data	M0	M1	M2
	◀ Mode Data ▶ (3bits)		

**Switch Data Output [Function Mode: 6]**

- MSM9223 output the switch data when function mode 6 is selected.
- To select this mode, the only mode data (M0 to M2) is needed.
- When MSM9223 receives this mode, the DATA I/O pin is changed to an output pin.
- 29-bit switch data come out from the DATA I/O pin synchronizing with the rise edge of the clock.
- When the CS pin is set at the low level, the DATA I/O pin returns to an input pin.
- R1=0, implies Right rotation of the knob (Clockwise)
- R1=1, implies Left rotation of the knob (Counter Clockwise)
- Contact Count bits are Q1 (LSB) to Q3 (MSB)

[Input Data Format]

Input Data : 3 bits  
 Mode Data : 3 bits

Bit	28	29	30
Input Data	M0	M1	M2
	◀ Mode Data ▶ (3bits)		

[Output Data Format]

Output Data : 29 bits  
 5×5 push switche Data : 25 bits  
 Encoder switch Data : 4 bits

Bit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Output Data	S11	S12	S13	S14	S15	S21	S22	S23	S24	S25	S31	S32	S33	S34	S35
Bit	16	17	18	19	20	21	22	23	24	25	26	27	28	29	
Output Data	S41	S42	S43	S44	S45	S51	S52	S53	S54	S55	R1	Q1	Q2	Q3	

Sij : i=ROW1 to 5, j=COL1 to 5  
 Sij=1 : Switch ON  
 Sij=0 : Switch OFF



**A/D Data Output [Function Mode: 7]**

- MSM9223 output the A/D data when function mode 7 is selected.
- To select this mode, the only mode data (M0 to M2) is needed.
- When MSM9223 receives this mode, the DATA I/O pin is changed to an output pin.
- 48-bit A/D data come out from the DATA I/O pin synchronizing with the rise edge of the clock.
- When the CS pin is set at the low level, the DATA I/O pin returns to an input pin.

[Input Data Format]

Input Data : 3 bits  
 Mode Data : 3 bits

Bit	28	29	30
Input Data	M0	M1	M2
	◀ Mode Data ▶ (3bits)		


[Output Data Format]

Output Data : 48 bits  
 A/D Data : 48 bits

Bit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Output Data	A11 (LSB)	A12	A13	A14	A15	A16	A17	A18 (MSB)	A21 (LSB)	A22	A23	A24	A25	A26	A27	A28 (MSB)
A/D	CH1								CH2							
Bit	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Output Data	A31 (LSB)	A32	A33	A34	A35	A36	A37	A38 (MSB)	A41 (LSB)	A42	A43	A44	A45	A46	A47	A48 (MSB)
A/D	CH3								CH4							
Bit	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48
Output Data	A51 (LSB)	A52	A53	A54	A55	A56	A57	A58 (MSB)	A61 (LSB)	A62	A63	A64	A65	A66	A67	A68 (MSB)
A/D	CH5								CH6							

**The rotary encoder switch function.**

As figure 1 shows, the rotary encoder switch circuit is consisted of Phase detection, Interrupt generation, Up/down counter, Direction latch and Parallel-in serial-out shift register.




**Fig.1 The Rotary Encoder Switch Circuit**

1) Phase detection

1-1) Clockwise


The input A and B have a chattering absorption circuit of 620ns (typ.). When signal A and B input as fig. 2, the phase detection circuit outputs UP signal after the chattering absorption period. At this time, the output INT also goes to high level, so this signal can be used as an interrupt. The INT stays High level until the switch data-output mode is selected.



**Fig.2 The Input and Output Timing in Case of Clockwise.**

1-2) counter clockwise

When signal A and B input as fig. 3, the phase detection circuit outputs Down signal after the chattering absorption period. At this time, the output INT also goes to High level. The INT stays High level until the switch data-output mode is selected.




**Fig.3 The Input and Output Timing in Case of Counter Clockwise.**

2) UP/DOWN COUNTER

When the UP/DOWN COUNTER is input UP, it counts up and when it is input DOWN, it counts down.


But if overcounte of "111" occurs the UP/DOWN COUNTER stays "111".



**Fig.4**

3) Direction latch


When the Direction latch is input DOWN the output R goes "1". But if the UP pulse is input and the counts value change to plus value, the output R goes to "0".



**Fig.5**

4) P-in/S-out shift resistor

When the switch data output mode is selected and SC goes L, all the key data send to the shift resistor, and the up/down counter is reset and the INT signal goes "L".




When CS goes L, the up/down counter is reset and the INT goes "L".

Fig.6


**Keyscan**

Keyscanning is started only when depression or release of any key is detected in order to minimize noise caused by scanning signal. Then, keyscanning is continued until the keyscan stop mode is sent from a microcomputer. The INT pin goes to the high level at the completion of 1-cycle scanning after the keyscan start, so the (high level) signal sent from the INT pin can be used as an interrupt signal.

[Keyscan Timing]




Note: Keyscanning cannot be stopped by selecting the keyscan stop mode only once if:  
 - keyscanning is started after depression or release of any key is detected, and then  
 - a key is depressed or released again before the keyscan stop mode is selected.  
 To stop keyscanning, it is required to select the keyscan stop mode once again.




APPLICATION CIRCUITS

1. Circuit for the duplex VFD tube with 118 segments (2 Grid × 59 Anode)




2. Circuit for the triplex VFD tube with 177 segments (3 Grid × 59 Anode)



**PACKAGE DIMENSIONS**

(Unit : mm)



**Notes for Mounting the Surface Mount Type Package**

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.