

PRELIMINARY

# M5M4V4265CTP-6,-7,-6S,-7S

MITSUBISHI LSIS

To be used in accordance with the following conditions:  
 1. This device is not to be used in applications where high speed, low power dissipation, and low costs are essential.

EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM

## DESCRIPTION

This is a family of 262144-word by 16-bit dynamic RAMs with Hyper page mode function, fabricated with the high performance CMOS process, and is ideal for the buffer memory systems of personal computer graphics and HDD where high speed, low power dissipation, and low costs are essential.

The use of double-layer metalization process technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. The lower supply (3.3V) operation, due to the optimization of transistor structure, provides low power dissipation while maintaining high speed operation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities. Self or extended refresh current is low enough for battery back-up application.

This device has 2CAS and 1W terminals with a refresh cycle of 512 cycles every 8.2ms.

## FEATURES

Type name	RAS access time (max. ns)	CAS access time (max. ns)	Address access time (max. ns)	OE access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
M5M4V4265CTP-6,-6S	60	15	30	15	110	333
M5M4V4265CTP-7,-7S	70	20	35	20	130	290

- Standard 44 pin TSOP ( II )
- Single 3.3±0.3V supply
- Low stand-by power dissipation
  - CMOS Input level ----- 1.8mW (Max)
  - CMOS Input level ----- 360 μW (Max) \*
- Operating power dissipation
  - M5M4V4265CTP-6,-6S ----- 396mW (Max)
  - M5M4V4265CTP-7,-7S ----- 342mW (Max)
- Self refresh capability \*
  - Self refresh current ----- 100 μA (Max)
- Extended refresh capability
  - Extended refresh current ----- 100 μA (Max)
- Hyper-page mode (512-column random access), Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities.
- Early-write mode, OE and W to control output buffer impedance
- 512 refresh cycles every 8.2ms (A0~A8)
- 512 refresh cycles every 128ms (A0~A8) \*
- Byte or word control for Read/Write operation (2CAS, 1W type)
  - \*: Applicable to self refresh version (M5M4V4265CTP-6S,-7S : option) only


## APPLICATION

Microcomputer memory, Refresh memory for CRT, Frame buffer memory for CRT

## PIN DESCRIPTION

Pin name	Function
A0~A8	Address inputs
DQ1~DQ16	Data inputs / outputs
RAS	Row address strobe input
LCAS	Lower byte control column address strobe input
UCAS	Upper byte control column address strobe input
W	Write control input
OE	Output enable input
Vcc	Power supply (+3.3V)
Vss	Ground (0V)

## PIN CONFIGURATION (TOP VIEW)



Outline 44P3W-L (400mil TSOP Normal Bend)

NC: NO CONNECTION



**PRELIMINARY**

Notice: This is not a final specification.  
Some parameter limits are subject to change.

**MITSUBISHI LSIs**  
**M5M4V4265CTP-6,-7,-6S,-7S**

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**FUNCTION**


In addition to Hyper Page Mode, normal read, write and read-modify-write operations the M5M4V4265CTP provides a number of

other functions, e.g., RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	W	OE	DQ1~DQ8	DQ9~DQ16
Lower byte read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower byte write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper byte write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
RAS only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before RAS (Extended *) refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Self refresh *	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, OPN : open



EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-0.5~4.6	V
V <sub>I</sub>	Input voltage		-0.5~4.6	V
V <sub>O</sub>	Output voltage		-0.5~4.6	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.0		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1 : All voltage values are with respect to V<sub>SS</sub>.

ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0~70°C, V<sub>CC</sub>=3.3±0.3V, V<sub>SS</sub>=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =-2mA	2.4		V <sub>CC</sub>	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =2mA	0		0.4	V	
I <sub>OZ</sub>	Off-state output current	Q floating 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-5		5	μA	
I <sub>I</sub>	Input current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, Other Inputs pins=0V	-5		5	μA	
I <sub>CC1(AV)</sub>	Average supply current from V <sub>CC</sub> , operating (Note 3,4,5)	M5M4V4265C-6,-6S	R <sub>AS</sub> cycling trc=twc=min. output open			110	mA
		M5M4V4265C-7,-7S				95	
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , stand-by (Note 6)	R <sub>AS</sub> =C <sub>AS</sub> =V <sub>IH</sub> , output open			2	mA	
		R <sub>AS</sub> =C <sub>AS</sub> ≥V <sub>CC</sub> -0.2V output open			0.5 0.1*		
I <sub>CC3(AV)</sub>	Average supply current from V <sub>CC</sub> , R <sub>AS</sub> only refresh mode (Note 3,5)	M5M4V4265C-6,-6S	R <sub>AS</sub> cycling, C <sub>AS</sub> =V <sub>IH</sub> trc=min. output open			110	mA
		M5M4V4265C-7,-7S				95	
I <sub>CC4(AV)</sub>	Average supply current from V <sub>CC</sub> Hyper page mode (Note 3,4,5)	M5M4V4265C-6,-6S	R <sub>AS</sub> =V <sub>IL</sub> , C <sub>AS</sub> cycling trc=min. output open			110	mA
		M5M4V4265C-7,-7S				95	
I <sub>CC6(AV)</sub>	Average supply current from V <sub>CC</sub> C <sub>AS</sub> before R <sub>AS</sub> refresh mode (Note 3,5)	M5M4V4265C-6,-6S	C <sub>AS</sub> before R <sub>AS</sub> refresh cycling trc=min. output open			100	mA
		M5M4V4265C-7,-7S				85	
I <sub>CC8(AV)*</sub>	Average supply current from V <sub>CC</sub> Extended-refresh mode (Note 6)	R <sub>AS</sub> cycling C <sub>AS</sub> ≤ 0.2V or C <sub>AS</sub> before R <sub>AS</sub> refresh cycling R <sub>AS</sub> ≤ 0.2V or ≥ V <sub>CC</sub> -0.2V C <sub>AS</sub> ≤ 0.2V or ≥ V <sub>CC</sub> -0.2V W ≤ 0.2V or ≥ V <sub>CC</sub> -0.2V OE ≤ 0.2V or ≥ V <sub>CC</sub> -0.2V A <sub>0</sub> ~A <sub>8</sub> ≤ 0.2V or ≥ V <sub>CC</sub> -0.2V, DQ=open trc=250 μs, tRAS=tRAS min ~ 1 μs			100	μA	
I <sub>CC9(AV)*</sub>	Average supply current from V <sub>CC</sub> Self-refresh mode (Note 6)	R <sub>AS</sub> =C <sub>AS</sub> ≤ 0.2V output open			100	μA	

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1</sub> (AV), I<sub>CC3</sub> (AV), I<sub>CC4</sub> (AV), and I<sub>CC6</sub> (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I<sub>CC1</sub> (AV) and I<sub>CC4</sub> (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while R<sub>AS</sub>=V<sub>IL</sub> and C<sub>AS</sub>=V<sub>IH</sub>.

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**CAPACITANCE** (Ta=0~70°C, Vcc=3.3±0.3V, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
CI(A)	Input capacitance, address inputs	Vi=Vss			5	pF
CI(CLK)	Input capacitance, clock inputs	f=1MHz			7	pF
CI/O	Input/Output capacitance, data ports	Vi=25mVrms			7	pF

**SWITCHING CHARACTERISTICS** (Ta=0~70 °C, Vcc=3.3±0.3V, Vss=0V, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits				Unit
		M5M4V4265C-6,-6S		M5M4V4265C-7,-7S		
		Min	Max	Min	Max	
tCAC	Access time from $\overline{\text{CAS}}$ (Note 7,8)		15		20	ns
tRAC	Access time from $\overline{\text{RAS}}$ (Note 7,9)		60		70	ns
tAA	Column address access time (Note 7,10)		30		35	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 7,11)		33		38	ns
tOEA	Access time from $\overline{\text{OE}}$ (Note 7)		15		20	ns
tOHC	Output hold time from $\overline{\text{CAS}}$ (Note 13)	5		5		ns
tOHR	Output hold time from $\overline{\text{RAS}}$ (Note 13)	5		5		ns
tCLZ	Output low impedance time from $\overline{\text{CAS}}$ low (Note 7)	5		5		ns
tOEZ	Output disable time after $\overline{\text{OE}}$ high (Note 12)		15		20	ns
tWEZ	Output disable time after $\overline{\text{WE}}$ high (Note 12)		15		20	ns
tOFF	Output disable time after $\overline{\text{CAS}}$ high (Note 12,13)		15		20	ns
tREZ	Output disable time after $\overline{\text{RAS}}$ high (Note 12,13)		15		20	ns

Note 6: An initial pause of 500  $\mu$ s is required after power-up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles).

Note the  $\overline{\text{RAS}}$  may be cycled during the initial pause. And 8 initialization cycles are required after prolonged periods (greater than 8.2ms) of  $\overline{\text{RAS}}$  inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 50pF, VOH(I<sub>OH</sub>=-2mA) and VOL(I<sub>OL</sub>=2mA). The reference levels for measuring of output signals are 2.0V(VOH) and 0.8V(VOL).

8: Assumes that t<sub>RCD</sub> ≥ t<sub>RCD(max)</sub> and t<sub>ASC</sub> ≥ t<sub>ASC(max)</sub> and t<sub>CP</sub> ≥ t<sub>CP(max)</sub>.

9: Assumes that t<sub>RCD</sub> ≤ t<sub>RCD(max)</sub> and t<sub>RAD</sub> ≤ t<sub>RAD(max)</sub>. If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by amount that t<sub>RCD</sub> exceeds the value shown.

10: Assumes that t<sub>RAD</sub> ≥ t<sub>RAD(max)</sub> and t<sub>ASC</sub> ≤ t<sub>ASC(max)</sub>.

11: Assumes that t<sub>CP</sub> ≤ t<sub>CP(max)</sub> and t<sub>ASC</sub> ≥ t<sub>ASC(max)</sub>.

12: t<sub>OEZ(max)</sub>, t<sub>WEZ(max)</sub>, t<sub>OFF(max)</sub> and t<sub>REZ(max)</sub> defines the time at which the output achieves the high impedance state (I<sub>OUT</sub> ≤ ±5  $\mu$ A) and is not reference to VOH(min) or VOL(max).

13: Output is disabled after both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  go to high.

EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM

**TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh and Hyper-Page Mode Cycles)**  
(Ta=0~70°C, Vcc=3.3±0.3V, Vss=0V, unless otherwise noted, see notes 14,15)

Symbol	Parameter	Limits				Unit
		M5M4V4265C-6,-6S		M5M4V4265C-7,-7S		
		Min	Max	Min	Max	
tREF	Refresh cycle time		8.2		8.2	ms
tREF*	Refresh cycle time *		128		128	ms
tRP	RAS high pulse width	40		50		ns
tRCD	Delay time, RAS low to CAS low (Note 16)	20	45	20	50	ns
tCRP	Delay time, CAS high to RAS low	5		5		ns
tRPC	Delay time, RAS high to CAS low	0		0		ns
tCPN	CAS high pulse width	10		10		ns
tRAD	Column address delay time from RAS low (Note 17)	15	30	15	35	ns
tASR	Row address setup time before RAS low	0		0		ns
tASC	Column address setup time before CAS low (Note 18)	0	13	0	13	ns
tRAH	Row address hold time after RAS low	10		10		ns
tCAH	Column address hold time after CAS low	10		10		ns
tDZC	Delay time, data to CAS low (Note 19)	0		0		ns
tDZO	Delay time, data to OE low (Note 19)	0		0		ns
tRDD	Delay time, RAS high to data (Note 20)	15		20		ns
tCDD	Delay time, CAS high to data (Note 20)	15		20		ns
tODD	Delay time, OE high to data (Note 20)	15		20		ns
tT	Transition time (Note 21)	1	50	1	50	ns

Note 14: The timing requirements are assumed  $tT = 2ns$ .

15: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

16: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

17: tRAD(max) is specified as a reference point only. If  $tRAD \geq tRAD(max)$  and  $tASC \leq tASC(max)$ , access time is controlled exclusively by tAA.

18: tASC(max) is specified as a reference point only. If  $tRCD \geq tRCD(max)$  and  $tASC \geq tASC(max)$ , access time is controlled exclusively by tCAC.

19: Either tDZC or tDZO must be satisfied.

20: Either tRDD or tCDD or tODD must be satisfied.

21: tT is measured between VIH(min) and VIL(max).

**Read and Refresh Cycles**

Symbol	Parameter	Limits				Unit
		M5M4V4265C-6,-6S		M5M4V4265C-7,-7S		
		Min	Max	Min	Max	
tRC	Read cycle time	110		130		ns
tRAS	RAS low pulse width	60	10000	70	10000	ns
tCAS	CAS low pulse width	10	10000	13	10000	ns
tCSH	CAS hold time after RAS low	48		55		ns
tRSH	RAS hold time after CAS low	15		20		ns
tRCS	Read setup time before CAS low	0		0		ns
tRCH	Read hold time after CAS high (Note 22)	0		0		ns
tRRH	Read hold time after RAS high (Note 22)	0		0		ns
tRAL	Column address to RAS hold time	30		35		ns
tCAL	Column address to CAS hold time	18		23		ns
tORH	RAS hold time after OE low	15		20		ns
tOCH	CAS hold time after OE low	15		20		ns

Note 22: Either tRCH or tRRH must be satisfied for a read cycle.

**PRELIMINARY**

Notes: This is not a final specification.  
Some parameter limits are subject to change.

**Write Cycle (Early Write and Delayed Write)**

Symbol	Parameter	Limits				Unit
		M5M4V4265C-6,-6S		M5M4V4265C-7,-7S		
		Min	Max	Min	Max	
tWC	Write cycle time	110		130		ns
tRAS	RAS low pulse width	60	10000	70	10000	ns
tCAS	CAS low pulse width	10	10000	10	10000	ns
tCSH	CAS hold time after RAS low	48		55		ns
tRSH	RAS hold time after CAS low	15		20		ns
twCS	Write setup time before CAS low (Note 24)	0		0		ns
twCH	Write hold time after CAS low	10		13		ns
tcWL	CAS hold time after W low	10		13		ns
trWL	RAS hold time after W low	10		13		ns
tWP	Write pulse width	10		13		ns
tDS	Data setup time before CAS low or W low	0		0		ns
tDH	Data hold time after CAS low or W low	10		13		ns

**Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits				Unit
		M5M4V4265C-6,-6S		M5M4V4265C-7,-7S		
		Min	Max	Min	Max	
tRWC	Read write/read modify write cycle time (Note 23)	133		161		ns
tRAS	RAS low pulse width	89	10000	107	10000	ns
tCAS	CAS low pulse width	44	10000	57	10000	ns
tCSH	CAS hold time after RAS low	82		99		ns
tRSH	RAS hold time after CAS low	44		57		ns
tRCS	Read setup time before CAS low	0		0		ns
tcWD	Delay time, CAS low to W low (Note 24)	32		42		ns
trWD	Delay time, RAS low to W low (Note 24)	77		92		ns
tAWD	Delay time, address to W low (Note 24)	47		57		ns
tOEH	OE hold time after W low	15		20		ns

Note 23: tRWC is specified as  $tRWC(\min) = tRAC(\max) + tODD(\min) + tRWL(\min) + tRP(\min) + 4tT$ .

24: twCS, tcWD, trWD and tAWD and tCPWD are specified as reference points only. If  $twCS \geq twCS(\min)$  the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If  $tcWD \geq tcWD(\min)$ ,  $trWD \geq trWD(\min)$ ,  $tAWD \geq tAWD(\min)$  and  $tCPWD \geq tCPWD(\min)$  (for Hyper page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address.

If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

**PRELIMINARY**

Note: This is not a final specification.  
Some parameter limits are subject to change.

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**Hyper Page Mode Cycle**

(Read, Early Write, Read-Write, Read-Modify-Write Cycle, Read Write Mix Cycle, Hi-Z control by  $\overline{OE}$  or  $\overline{W}$ ) (Note 25)

Symbol	Parameter	Limits				Unit
		M5M4V4265C-6,-6S		M5M4V4265C-7,-7S		
		Min	Max	Min	Max	
tHPC	Hyper page mode read/write cycle time (Note 26)	25		30		ns
tHPRWC	Hyper page mode read write/read modify write cycle time	66		79		ns
tDOH	Output hold time from CAS low	5		5		ns
tRAS	RAS low pulse width for read or write cycle (Note 27)	77	100000	92	100000	ns
tCP	CAS high pulse width (Note 28)	10	16	10	16	ns
tCPRH	RAS hold time after CAS precharge	33		38		ns
tCPWD	Delay time, CAS precharge to $\overline{W}$ low (Note 24)	50		60		ns
tCHOL	Hold time to maintain the data Hi-Z until CAS access	7		7		ns
tOEPE	$\overline{OE}$ pulse width (Hi-Z control)	7		7		ns
tWPE	$\overline{W}$ pulse width (Hi-Z control)	7		7		ns
tHCWD	Delay time, CAS low to $\overline{W}$ low after read	32		42		ns
tHAWD	Delay time, Address to $\overline{W}$ low after read	47		57		ns
tHPWD	Delay time, CAS precharge to $\overline{W}$ low after read	50		60		ns
tHCOD	Delay time, CAS low to $\overline{OE}$ high after read	15		20		ns
tHAOD	Delay time, Address to $\overline{OE}$ high after read	30		35		ns
tHPOD	Delay time, CAS precharge to $\overline{OE}$ high after read	33		38		ns

Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

26: tHPC(min) is specified in the case of read-only and early write-only in Hyper page mode.

27: tRAS(min) is specified as two cycles of CAS input are performed.

28: tCP(max) is specified as a reference point only.

**CAS before RAS Refresh Cycle (Note 29)**

Symbol	Parameter	Limits				Unit
		M5M4V4265C-6,-6S		M5M4V4265C-7,-7S		
		Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	5		5		ns
tCHR	CAS hold time after RAS low	10		15		ns
tCAS	CAS low pulse width	17		22		ns

Note 29: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

**Self Refresh Cycle \* (Note 30)**

Symbol	Parameter	Limits				Unit
		M5M4V4265C-6,-6S		M5M4V4265C-7,-7S		
		Min	Max	Min	Max	
tRASS	CBR self refresh RAS low pulse width	100		100		$\mu$ s
tRPS	CBR self refresh RAS high precharge time	110		130		ns
tCHS	CBR self refresh CAS hold time	-50		-50		ns






**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**MITSUBISHI LSI**  
**M5M4V4265CTP-6,-7,-6S,-7S**


**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**Early Write Cycle**





**Delayed Write Cycle**








**PRELIMINARY**

Notice: This is not a final specification.  
Some parameters listed are subject to change.

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**Byte Read-Write, Read-Modify-Write Cycle**






PRELIMINARY

EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Byte Read Cycle




**PRELIMINARY**

Notice: This is not a final specification.  
Some parameter limits are subject to change.

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**


**Hyper Page Mode Early Write Cycle**



**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.


**Hyper Page Mode Byte Early Write Cycle**



PRELIMINARY


EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Read-Write, Read-Modify-Write Cycle



EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Byte Read-Write, Read-Modify-Write Cycle




**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**MITSUBISHI LSi**  
**M5M4V4265CTP-6,-7,-6S,-7S**

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**Hyper Page Mode Mix Cycle (1)**




**PRELIMINARY**

Note: This is not a final specification.  
Some parametric limits are subject to change.

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**Hyper Page Mode Mix Cycle (2)**








**PRELIMINARY**

Note: This is not a final specification.  
Some parametric limits are subject to change.

**MITSUBISHI LSI**  
**M5M4V4265CTP-6,-7,-6S,-7S**

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**


**RAS-only Refresh Cycle**



**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**CAS before RAS Refresh Cycle, Extended Refresh Cycle \***






**PRELIMINARY**

Notice: This is not a final specification.  
Some parameter limits are subject to change.

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**Self Refresh Cycle \* (Note 30)**



**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.


**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**Note 30 : Self refresh sequence**

Two refreshing methods should be used properly depending on the low pulse width (t<sub>RAS</sub>) of RAS signal during self refresh period.

**1. Distributed refresh during Read/Write operation**


**(A) Timing Diagram**



**Table 2**

Read / Write Cycle	Read / Write → Self Refresh	Self Refresh → Read / Write
CBR distributed refresh	t <sub>NSD</sub> ≤ 250 μs	t <sub>NSD</sub> ≤ 250 μs
RAS only distributed refresh	t <sub>NSD</sub> ≤ 16 μs	t <sub>NSD</sub> ≤ 16 μs

**(B) Definition of distributed refresh**



**Definition of CBR distributed refresh (Including extended refresh)**

The CBR distributed refresh performs more than 512 constant period (250 μs max.) CBR cycles within 128 ms.

**Definition of RAS only distributed refresh**

All combinations of nine row address signals (A<sub>0</sub>~A<sub>8</sub>) are selected during 512 constant period (16 μs max.) RAS only refresh cycles within 8.2 ms.

**Note:**

Hidden refresh may be used instead of CBR refresh.  
RAS/CAS refresh may be used instead of RAS only refresh.

**1.1 CBR distributed refresh**

- Switching from read/write operation to self refresh operation. The time interval from the falling edge of RAS signal in the last CBR refresh cycle during read/write operation period to the falling edge of RAS signal at the start of self refresh operation should be set within t<sub>NSD</sub> (shown in table 2).

- Switching from self refresh operation to read/write operation. The time interval from the rising edge of RAS signal at the end of self refresh operation to the falling edge of RAS signal in the first CBR refresh cycle during read/write operation period should be set within t<sub>NSD</sub> (shown in table 2).

**1.2 RAS only distributed refresh**

- Switching from read/write operation to self refresh operation. The time interval t<sub>NSD</sub> from the falling edge of RAS signal in the last RAS only refresh cycle during read/write operation period to the falling edge of RAS signal at the start of self refresh operation should be set within 16 μs.
- Switching from self refresh operation to read/write operation. The time interval t<sub>NSD</sub> from the rising edge of RAS signal at the end of self refresh operation to the falling edge of RAS signal in the first CBR refresh cycle during read/write operation period should be set within 16 μs.



**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

2. Burst refresh during Read/Write operation

(A) Timing diagram





Table 3

Read / Write Cycle	Read / Write → Self Refresh	Self Refresh → Read / Write
CBR burst refresh	$t_{NSB} \leq 8.2ms$	$t_{SNB} \leq 8.2ms$
$\overline{RAS}$ only burst refresh	$t_{NSB} + t_{SNB} \leq 8.2ms$	

(B) Definition of burst refresh



Definition of CBR burst refresh

The CBR burst refresh performs more than 512 continuous CBR cycles within 8.2 ms.

Definition of  $\overline{RAS}$  only burst refresh

All combination of nine row address signals ( $A_0 \sim A_8$ ) are selected during 512 continuous  $\overline{RAS}$  only refresh cycles within 8.2 ms.

2.1 CBR burst refresh

- Switching from read/write operation to self refresh operation. The time interval  $t_{NSB}$  from the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within 8.2 ms.
- Switching from self refresh operation to read/write operation. The time interval  $t_{SNB}$  from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the last CBR refresh cycle during read/write operation period should be set within 8.2 ms.

2.2  $\overline{RAS}$  only burst refresh

- Switching from read/write operation to self refresh operation. The time interval from the falling edge of  $\overline{RAS}$  signal in the first  $\overline{RAS}$  only refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within  $t_{NSB}$  (shown in table 3).
- Switching from self refresh operation to read/write operation. The time interval from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the last  $\overline{RAS}$  only refresh cycle during read/write operation period should be set within  $t_{SNB}$  (shown in table 3).