

# SN54HC677, SN54HC678, SN74HC677, SN74HC678 16-BIT ADDRESS COMPARATORS

D2833, MARCH 1984, REVISED SEPTEMBER 1987

- 'HC677 is a 16-Bit Address Comparator with Enable
- 'HC678 is a 16-Bit Address Comparator with Latch
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


## description

The 'HC677 and 'HC678 address comparators simplify addressing of memory boards and/or other peripheral devices. The four P inputs are normally hard wired with a preprogrammed address. An internal decoder determines what input information applied to the 16 A inputs must be low or high to cause a low state at the output (Y). For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A1 through A7 must be low and that inputs A8 through A16 must be high to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low.


The 'HC677 features an enable input ( $\bar{G}$ ). When  $\bar{G}$  is low, the device is enabled. When  $\bar{G}$  is high, the device is disabled and the output is high regardless of the A and P inputs. The 'HC678 features a transparent latch and a latch enable input (C). When C is high, the device is in the transparent mode. When C is low, the previous logic state of Y is latched.

The SN54HC677 and SN54HC678 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HC677 and SN74HC678 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


SN54HC677 . . . JT PACKAGE  
SN74HC677 . . . DW OR NT PACKAGE




SN54HC677 . . . FK PACKAGE  
(TOP VIEW)



SN54HC678 . . . JT PACKAGE  
SN74HC678 . . . DW OR NT PACKAGE



SN54HC678 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1984, Texas Instruments Incorporated




'HC677 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.


In order to understand the implementation of this device, it is essential that the function of the vertical string of transmission gates be understood. A schematic of one of these gates is shown below. If the input to the transmission gate labeled "X1" is high, then the transmission path between the two ports labeled "1" is on. If the "X1" input is low, then the transmission path between the two ports labeled "1" is off. Only one of the 16 transmission gates can be off while the device is operating; which one is off is determined by inputs P0 through P3. The lines going from the string of transmission gates to the exclusive-OR gates located above the transmission gate that is off will be high. The lines going to the exclusive-OR gates located below that transmission gate will be low.



**SN54HC678, SN74HC678**  
**16-BIT ADDRESS COMPARATORS**

'HC678 logic diagram (positive logic)

**2**  
**HCMOS Devices**



An explanation of the function of the string of transmission gates appears with the 'HC677 logic diagram on the previous page.

Pin numbers shown are for DW, JT, and NT packages.



**SN54HC677, SN74HC677**  
**16-BIT ADDRESS COMPARATORS**

switching characteristics over recommended operating free-air temperature range (unless otherwise noted),  $C_L = 50$  pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC677		SN74HC677		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Any P	Y	2 V	130	625		937		781	ns	
			4.5 V	50	125		187		156		
			6 V	40	112		169		141		
t <sub>pd</sub>	Any A	Y	2 V	90	150		225		187	ns	
			4.5 V	18	30		45		37		
			6 V	15	27		40		34		
t <sub>pd</sub>	G	Y	2 V	70	125		187		156	ns	
			4.5 V	14	25		37		31		
			6 V	12	22		33		27		
t <sub>t</sub>		Y	2 V	38	75		110		95	ns	
			4.5 V	8	15		22		19		
			6 V	6	13		19		16		

C <sub>pd</sub>	Power dissipation capacitance	No load, T <sub>A</sub> = 25°C	40 pF typ
-----------------	-------------------------------	--------------------------------	-----------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

**2**  
**HCMOS Devices**

# SN74HC678, SN74HC678 16-BIT ADDRESS COMPARATORS

2

HCMOS Devices

**timing requirement over recommended operating free-air temperature range (unless otherwise noted)**

	VCC	T <sub>A</sub> = 25°C			SN54HC678		SN74HC678		UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub> Pulse duration, enable C high	2 V	75			112		94	ns	
	4.5 V	15			23		19		
	6 V	13			19		16		
t <sub>su</sub> Setup time, P0 thru P3 before enable C I	2 V	500			750		625	ns	
	4.5 V	100			150		125		
	6 V	85			128		106		
t <sub>su</sub> Setup time, A1 thru A16 before enable C I	2 V	100			150		125	ns	
	4.5 V	20			30		25		
	6 V	18			27		22		
t <sub>h</sub> Hold time, P0 thru P3 or A1 thru A16 after enable C I	2 V	5			5		5	ns	
	4.5 V	5			5		5		
	6 V	5			5		5		

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C<sub>L</sub> = 50 pF (see Note 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	T <sub>A</sub> = 25°C			SN54HC678		SN74HC678		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Any P	Y	2 V	130	625		937		781	ns	
			4.5 V	50	125		187		156		
			6 V	40	112		169		141		
t <sub>pd</sub>	Any A	Y	2 V	115	175		262		219	ns	
			4.5 V	23	35		52		44		
			6 V	21	31		46		39		
t <sub>pd</sub>	C	Y	2 V	95	150		225		187	ns	
			4.5 V	19	30		45		37		
			6 V	17	27		40		34		
t <sub>t</sub>		Y	2 V	38	75		110		95	ns	
			4.5 V	8	15		22		19		
			6 V	6	13		19		16		

C <sub>pd</sub>	Power dissipation capacitance	No load, T <sub>A</sub> = 25°C	40 pF typ
-----------------	-------------------------------	--------------------------------	-----------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

# SN54HC677, SN74HC678, SN74HC677, SN74HC678 16-BIT ADDRESS COMPARATORS

## TYPICAL APPLICATION INFORMATION

The 'HC677 and 'HC678 can be wired to recognize any one of  $2^{16}$  addresses. The number of "lows" in the address determines the input pattern for the P inputs. Then those system address lines that are low in the address to be recognized are connected to the lowest numbered A inputs of the address comparator and the system address lines that are high are connected to the highest numbered A inputs.

For example, assume the comparator is to enable a device when the 16-bit system address is:

A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
H	H	L	L	H	H	L	L	H	H	L	L	H	H	H	H

Since the address contains 6 lows and 10 highs, the following connections are made.


P3 to 0 V, P2 to VCC, P1 to VCC, and P0 to 0 V.

System address lines A13, A12, A9, A8, A5, and A4 to comparator inputs A1 through A6 in any convenient order.

The remaining eight system address lines to comparator inputs A7 through A16 in any convenient order.

The output provides an active-low enabling signal.

The following circuit is a modulo-N synchronous counter. The 'HC163 is connected to provide a low-level clear signal when  $N = \text{FEFF}_{16}$ .



MODULO-N SYNCHRONOUS COUNTER

2

HC MOS Devices