




4Mx4 CMOS FPM Dynamic RAM

PRELIMINARY*

PIN CONFIGURATION

300 MIL TSOP II
TOP VIEW



PIN DESCRIPTION

A ₀₋₁₀	Address Inputs
I/O ₀₋₃	Data Input/Outputs
OE	Output Enable
WE	Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
V _{CC}	+5.0V Power
GND	Ground
NC	Not Connected

PLASTIC PLUS™ FEATURES

- Fast Access Time (t_{rac}): 70ns (Max)
 - Power Supply: 5V ± 0.5V
 - Packaging
 - 300 Mil Thin-Small-Outline Package (TS)
 - Industrial and Military Temperature Ranges
 - Three-State Data Output
 - Fast Page Mode
 - TTL-Compatible Inputs and Outputs
 - RAS-Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
 - 2K Cycle Refresh = 32ms
 - Low Active Power Dissipation
 - Low Standby Power Dissipation
- * This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

15 PLASTIC PLUS DRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Short Circuit Output Current	I _{OS}		50	mA
Power Dissipation	P _D		900	mW
Supply Voltage Range	V _{CC}	-0.5	7.0	V
Voltage Range on any Pin*	V _T	-0.5	7.0	V

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

* All voltage values are with respect to GND.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.4		V
Input Low Voltage	V _{IL}		+0.8	V
Operating Temp. (Mil.)	T _A	-55	+125	°C
Operating Temp. (Ind.)	T _A	-40	+85	°C

CAPACITANCE

(T_A = 25°C)

Parameter	Symbol	Max	Unit
A ₀₋₁₀ Input Capacitance	C _{I(A)}	5	pF
RAS and CAS Input Capacitance	C _{I(RC)}	7	pF
OE Input Capacitance	C _{I(OE)}	7	pF
WE Input Capacitance	C _{I(WE)}	7	pF
I/O Capacitance (CAS = V _{IH} to Disable Output)	C _{I/O}	7	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS


(V_{CC} = 5.0V, T_A = -55°C to +125°C)

Parameter	Test Condition	Symbol	Min	Max	Units
High Level Output Voltage	I _{OH} = -5mA	V _{OH}	2.4		V
Low Level Output Voltage	I _{OL} = 4.2mA	V _{OL}		0.4	V
Input Current (Leakage)	V _I = 0V to +6.0V All others = 0V	I _I		10	µA
Output current (Leakage)	V _O = 0V to V _{CC} , data floating	I _O		10	µA
Read or Write Cycle Current (1,2)	V _{CC} = 5.5V, minimum cycle	I _{CC1}		130	mA
Standby Current	RAS and CAS = V _{IH} , output open	I _{CC2}		2	mA
Average Page Current (1,2)	RAS = V _{IL} , CAS cycling	I _{CC4}		100	mA

NOTES:

- I_{CC1} and I_{CC4} depend on cycle rate.
- I_{CC1} and I_{CC4} depend on output loading, specified values are obtained with the output open.

AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance Z₀ = 75 Ω.
V_Z is typically the midpoint of V_{OH} and V_{OL}.
I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.

**AC OPERATING CONDITIONS AND CHARACTERISTICS**

(TA = -55°C to +125°C, VCC = 5.0V ± 10%)

Read, Write, and Read-Write Cycles (1,2)

Parameter	Symbol		Min	Max	Units
Random Read or Write Cycle Time	tRELREL	trc	130	-	ns
Read-Write Cycle Time	tRELREL	trWC	180	-	ns
Access Time from $\overline{\text{RAS}}$ (7,8)	tRELOV	trAC	-	70	ns
Access Time from $\overline{\text{CAS}}$ (7)	tCELOV	tcAC	-	20	ns
Access Time from Column Address (8)	tAVOV	tAA	-	35	ns
Access Time from Precharge $\overline{\text{CAS}}$	tCEHOV	tcPA	-	40	ns
$\overline{\text{CAS}}$ to Output in Low-Z	tCELOX	tCLZ	0	-	ns
Output Buffer and Turn-Off Delay (2)	tCEHOZ	tOFF	0	15	ns
Transition Time (Rise and Fall)	tT	tT	3	50	ns
$\overline{\text{RAS}}$ Precharge Time	tREHREL	trP	50	-	ns
$\overline{\text{RAS}}$ Pulse Width	tRELREH	trAS	70	10,000	ns
$\overline{\text{RAS}}$ Hold Time	tCELREH	trSH	20	-	ns
$\overline{\text{CAS}}$ Hold Time	tRELCEH	tcSH	70	-	ns
$\overline{\text{CAS}}$ Precharge to $\overline{\text{RAS}}$ Hold Time	tCEHREH	trHCP	40	-	ns
$\overline{\text{CAS}}$ Pulse Width	tCELCEH	tcAS	20	10,000	ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time (7)	tRELCEL	trCD	20	50	ns
$\overline{\text{RAS}}$ to Column Address Delay Time (8)	tRELAV	trAD	15	35	ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	tCEHREL	tcRP	5	-	ns
$\overline{\text{CAS}}$ Precharge Time	tCEHCEL	tcP	10	-	ns
Row Address Setup Time	tAVREL	tASR	0	-	ns
Row Address Hold Time	tRELAX	trAH	10	-	ns
Column Address Setup Time	tAVCEL	tASC	0	-	ns
Column Address Hold Time	tCELAX	tCAH	15	-	ns
Column Address to $\overline{\text{RAS}}$ Lead Time	tAVREH	trAL	35	-	ns
Read Command Setup Time	tWHCEL	trCS	0	-	ns
Read Command Hold Time Referenced to $\overline{\text{CAS}}$ (4)	tCEHWX	trCH	0	-	ns
Read Command Hold Time Referenced to $\overline{\text{RAS}}$ (4)	tREHWX	trRH	0	-	ns
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	tCELWH	twCH	15	-	ns
Write Command Pulse Width	twLWH	twP	15	-	ns
Write Command to $\overline{\text{RAS}}$ Lead Time	twLREH	trWL	20	-	ns
Write Command to $\overline{\text{CAS}}$ Lead Time	twLCEH	tcWL	20	-	ns
Data In Setup Time (5)	tDVCEL	tDS	0	-	ns
Data In Hold Time (5)	tCELDX	tDH	15	-	ns
Write Command Setup Time (6)	twLCEL	twCS	0	-	ns
$\overline{\text{CAS}}$ to Write Delay (6)	tCELWL	tcWD	45	-	ns
$\overline{\text{RAS}}$ to Write Delay (6)	tRELWL	trWD	95	-	ns
Column Address to Write Delay (6)	tAVWL	tAWD	60	-	ns

(continued)

**AC OPERATING CONDITIONS AND CHARACTERISTICS**

(TA = -55°C to +125°C, VCC = 5.0V ± 10%)

Read, Write, and Read-Write Cycles (Continued)

Parameter	Symbol		Min	Max	Units
Refresh Period	tRRV	tRFSH	–	32	ms
CAS Setup Time for CAS Before RAS Refresh	tRELCEL	tCSR	5	–	ns
CAS Hold Time for CAS Before RAS Refresh	tRELCEH	tCHR	10	–	ns
RAS Precharge to CAS Active Time	tREHCEL	tRPC	5	–	ns
CAS Precharge Time for CAS Before RAS Counter Time	tCEHCEL	tCPT	20	–	ns
Write Command Setup Time (Test Mode)	tWLREL	tWTS	10	–	ns
Write Command Hold Time (Test Mode)	tRELWH	tWTH	10	–	ns
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	–	ns
Write to RAS Hold Time (CAS Before RAS Refresh)	tRELWL	tWRH	10	–	ns

NOTES:

1. Address can be changed once or less while $\overline{\text{RAS}} = V_{\text{IL}}$. In case of tCC4, it can be changed once or less during a fast page mode cycle (tPC).
2. An initial pause of 200µs is required after power-up followed by 8 $\overline{\text{RAS}}$ only refresh cycles before proper operation is achieved. When using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
3. tOFF (max) and tOEZ (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
4. Either tRCH or tRRH must be satisfied for a read cycle.
5. These parameters are referenced to CAS leading edge in early write cycles and to $\overline{\text{WRITE}}$ leading edge in Ready-Modify-Write cycles.
6. twcs, tcwd, trwd, tawd and tcpwd are specified as reference points only. If twcs ≥ twcs (min), the cycle is an early write cycle and the I/O pins remain high impedance throughout the entire cycle. If tcwd ≥ tcwd (min), trwd ≥ trwd (min), tawd ≥ tawd (min), and tcpwd ≥ tcpwd (min) (for fast page mode cycle only), the cycle is read-modify-write cycle and the I/O pins will contain the data read from the selected address. If neither of these conditions are met, I/O is indeterminate until $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes back to V_{ih}.
7. Operation within the trcd (max) limit ensures that trac (max) can be met. trcd (max) is specified as a reference point only. If trcd is greater than the specified trcd (max) limit, then access time is controlled exclusively by tcac.
8. Operation within trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only. If trad is greater than the specified trad (max), then access time is controlled exclusively by taa.

15 PLASTIC PLUS DRAM

**SPECIFIC AC OPERATING CONDITIONS AND CHARACTERISTICS**

(TA = -55°C to +125°C, VCC = 5.0V ± 10%)

Specific Read, Write, and Read-Write Cycles (1)

Parameter	Symbol		Min	Max	Units
RAS Hold Time Reference to \overline{OE}	tOELREH	tROH	10	-	ns
\overline{OE} Access Time	tOELQV	tOEA	-	15	ns
\overline{OE} to Data Delay	tOELHDX	tOED	15	-	ns
Output Buffer Turn-Off Delay Time from \overline{OE}	tOEHQZ	tOEZ	0	15	ns
\overline{OE} Command Hold Time	tWLOEL	tOEH	15	-	ns
Output Disable Setup Time	tOEHCEL	tOEDS	0	-	ns

NOTES:

1. An initial pause of 200µs is required after power-up followed by 8 \overline{RAS} cycles before proper operation is guaranteed.
2. twcs, trwd, tcwd, tawd, and tcpwd are not restrictive parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwd ≥ tcwd (min), trwd ≥ trwd (min), tawd ≥ tawd (min), and tcpwd ≥ tcpwd (min) (page mode), the cycle is read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

Fast Page Mode Read, Write, and Read-Write Cycles (1)

Parameter	Symbol		Min	Max	Units
Fast Page Mode Cycle Time	tCELCEL	tpc	45	-	ns
CAS Precharge to RAS Hold Time (Fast Page Mode)	tCEHREH	trHCP	40	-	ns
Fast Page Mode Read-Write Cycle Time	tCELCEL	tPRWC	95	-	ns
RAS Pulse Width (Fast Page Mode)	tRELREH	trASP	70	200 k	ns
CAS Precharge to Write Delay (2)	tCEHWL	tcpWD	65	-	ns

NOTES:

1. An initial pause of 200µs is required after power-up followed by 8 \overline{RAS} cycles before proper operation is guaranteed.
2. twcs, trwd, tcwd, tawd, and tcpwd are not restrictive parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwd ≥ tcwd (min), trwd ≥ trwd (min), tawd ≥ tawd (min), and tcpwd ≥ tcpwd (min) (page mode), the cycle is read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

15 PLASTIC µs DRAM



OPERATIONS

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 four bit word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 16M DRAM: \overline{RAS} -only refresh cycle, \overline{CAS} before \overline{RAS} refresh cycle, and page mode. All are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, fast page mode read cycle, read-write cycle, and fast page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESSING THE RAM, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{WE}) input level must be high (V_{IH}), t_{RCS} (minimum) before the \overline{CAS} or active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

Both \overline{CAS} and output enable (\overline{OE}) control read access time: \overline{CAS} must be active before or at t_{RCD} maximum and \overline{OE} must be active $t_{RAC} - t_{GA}$ (both minimum) after \overline{RAS} active transition to guarantee valid data out at t_{RAC} . If the t_{RCD} maximum is exceeded and/or \overline{OE} active transition does not occur in time, read access time is determined by either the \overline{CAS} or \overline{OE} clock active transition (t_{CAC} or t_{GA}).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, fast page mode early write, and fast page mode read-write. Early and late write modes are discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{WE} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{WE} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} , apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{WE} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Column address setup and hold times (t_{ASC} , t_{CAH}) and data in setup and hold times (t_{DS} , t_{DH}) are referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

A late-write cycle (referred to as \overline{OE} - controlled write) occurs when \overline{WE} active transition is made after \overline{CAS} active transition. \overline{WE} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, ($t_{RCD} + t_{CWD} + t_{RWL} + 2t_{t}$) \leq t_{RAS} , if other timing minimums (t_{RCD} , t_{RWL} , and t_{t}) are maintained. Data timing parameters are referred to \overline{WE} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition. $4M \times 4$ outputs are switched off by \overline{OE} inactive transition, which is required to write to the device. Output data may be indeterminate. \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{WE} active transition to complete the write cycle. \overline{OE} must remain inactive for t_{GH} after \overline{WE} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except \overline{WE} must remain high for t_{CWD} and/or t_{AWD} minimum, to guarantee valid data output before writing the bit.



PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations on a selected row of the 16M DRAM. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a nominal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the device require refresh every 32 milliseconds.

This is accomplished by cycling through the 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the 16M DRAM. Burst refresh, a refresh of all rows consecutively, must be performed every 32 milliseconds.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decodes. Three other methods of refresh, **RAS-only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

RAS-ONLY REFRESH

\overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

CAS BEFORE RAS REFRESH

\overline{CAS} before \overline{RAS} refresh is enabled by bringing \overline{CAS} active before \overline{RAS} . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{WE} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

HIDDEN REFRESH

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle while \overline{RAS} cycles inactive for t_{RP} and back to active starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress. \overline{WE} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode entry) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST


The internal refresh counter of this device can be tested with a \overline{CAS} before \overline{RAS} refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 2048 cycles, as indicated by the check data written in each row.

The test can be performed after a minimum of eight \overline{CAS} before \overline{RAS} initialization cycles. Test procedure:

1. Write 0s into all memory cells with normal write mode.
2. Select a column address, read 0 out and write 1 into the cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 2048 times.
3. Read the 1s that were written in step two in normal read mode.
4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 2048 times.
5. Read 0s which were written in step four in normal read mode.
6. Repeat steps one through five using complement data.



PACKAGE DIMENSION: 24/26 PIN, TSOP II



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

W P D 4 M 4 X - 7 0 T S X

DEVICE GRADE:

- M = Military Temperature -55°C to +125°C
- I = Industrial Temperature -40°C to +85°C

PACKAGE:

TS = 300 MIL TSOP II

ACCESS TIME (ns)

IMPROVEMENT MARK

- B = Burn-in
- T = Temperature Cycle
- C = Burn-in and Temp Cycle

ORGANIZATION, 4M x 4

DRAM

PLASTIC PLUS™

WHITE MICROELECTRONICS