

HM-7680R - Open Collector Outputs  
HM-7681R - "Three State" Outputs

DECEMBER 1977

*Preliminary*

### Features

- 60ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND THREE CHIP ENABLE INPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE - ONE PULSE/BIT ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N<sup>2</sup> SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURES AND VOLTAGE RANGES
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- LATCHED OUTPUTS

### Description

The HM-7680R/81R is a fully decoded high speed Schottky TTL 8192-Bit Field Programmable ROM in a 1K word by 8 bit/word format with open collector (HM-7680R) or "Three State" (HM-7681R) outputs. These PROMs are available in a 24 pin D.I.P. (ceramic or epoxy) and a 24 pin flatpack.

All bits are manufactured storing a logical "1" (positive logic) and can be selectively programmed for a logical "0" in any bit position.

Nichrome fuse technology is used on these and all other Harris Bipolar PROMs.

The HM-7680R/81R contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.


There are three chip enable inputs on the HM-7680R/81R.  $\overline{CE}_1$ ,  $\overline{CE}_2$  low and  $CE_3$  high enables the chip.

The HM-7680R/81R is operated in the Transparent Read Mode by holding the strobe input high throughout the read operation. This is the normal read mode where the three chip enable inputs will control the outputs.


In Latched Read Mode, bringing the strobe input low will latch the outputs and chip enable inputs. If the device is disabled when the strobe input goes low, the outputs will be latched in the high impedance state. If the device is in the latched mode the strobe input must be brought high to allow the outputs to respond to new address or chip enable conditions.

### Pinouts

TOP VIEW-DIP




TOP VIEW - FLATPACK



### PIN NAMES

- A0 - A9 Address Inputs
- O1 - O8 Data Outputs
- $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $CE_3$  Chip Enable Inputs
- STR Strobe


### Functional Diagram



NOTE: Physical bit positions for columns are as follows:  
O<sub>1</sub>, O<sub>3</sub>, O<sub>5</sub>, O<sub>7</sub> → (0 → 15)  
O<sub>2</sub>, O<sub>4</sub>, O<sub>6</sub>, O<sub>8</sub> → (15, 0 → 14)

( ) = Pin Numbers  
(24) = V<sub>CC</sub>  
(12) = GND

### Logic Symbol



# Specifications HM-7680R/81R

## ABSOLUTE MAXIMUM RATINGS

Output or Supply Voltage (Operating)	-0.3 to +7.0V	Storage Temperature	-65°C to +150°C
Address/Enable Input Voltage	5.5V	Operating Temperature (Ambient)	-55°C to +125°C
Address/Enable Input Current	-20mA	Maximum Junction Temperature	+175°C
Output Sink Current	100mA		

*CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)*

## D.C. ELECTRICAL CHARACTERISTICS (Operating)

HM-7680R/81R-5 (VCC = 5.0V ±5%, TA = 0°C to +75°C)  
 HM-7680R/81R-2 (VCC = 5.0V ±10%, TA = -55°C to +125°C)  
 Typical measurements are at TA = 25°C, VCC = +5V

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
I <sub>IH</sub> I <sub>IL</sub>	Address/Enable Input Current "1" "0"	-	-	+40 -250	μA μA	V <sub>IH</sub> = VCC Max. V <sub>IL</sub> = 0.45V
V <sub>IH</sub> V <sub>IL</sub>	Input Threshold Voltage "1" "0"	2.0	1.5	-	V	VCC = VCC Min. VCC = VCC Max.
V <sub>OH</sub> V <sub>OL</sub>	Output Voltage "1" "0"	2.4*	3.2*	-	V	I <sub>OH</sub> = -2.0mA, VCC = VCC Min. I <sub>OL</sub> = +18mA, VCC = VCC Min.
I <sub>OHE</sub> I <sub>OLE</sub>	Output Disable Current "1" "0"	-	-	+40 -40*	μA μA	V <sub>OH</sub> , VCC = VCC Max. V <sub>OL</sub> = 0.3V, VCC = VCC Max.
V <sub>CL</sub>	Input Clamp Voltage	-	-	-1.2	V	I <sub>IN</sub> = -18mA
I <sub>OS</sub>	Output S.C. Current	-15*	-2.5	-100*	mA	V <sub>OUT</sub> = 0.0V One Output Only for a Max. of 1 Second
I <sub>CC</sub>	Power Supply Current	-	130	170	mA	VCC = VCC Max. All Inputs Grounded

NOTE: Positive current defined as into device terminals.  
 \*"Three State" only

2

## A.C. ELECTRICAL CHARACTERISTICS (Operating)


SYMBOL	PARAMETER	HM-7680R/81R-5 5V ±5% 0°C to +75°C			HM-7680R/81R-2 5V ±10% -55°C to +125°C			UNITS	TEST CONDIT.
		MIN	TYP	MAX	MIN	TYP	MAX		
TAA	Address Access Time	-	45	60	-	-	80	ns	Latched or Transparent
TEA	Chip Enable Access Time	-	30	40	-	-	50	ns	
TADH	Address Hold Time	0	-10	-	0	-10	-	ns	Latched Only
TCDH	Chip Enable Hold Time	10	0	-	10	0	-	ns	
TSW	Strobe Pulse Width	30	10	-	40	10	-	ns	
TSL	Strobe Latch Time	60	40	-	80	40	-	ns	
TDL	Strobe Delatch Time	-	-	40	-	-	50	ns	
TCDS	Chip Enable Set-Up Time	40	-	-	50	-	-	ns	

A.C. limits guaranteed for worst case N<sup>2</sup> sequencing.

CAPACITANCE : TA = 25°C


SYMBOL	PARAMETER	MAXIMUM	UNITS	TEST CONDITIONS
C <sub>INA</sub> , C <sub>INCE</sub>	Input Capacitance	8	pF	VCC = 5V, V <sub>IN</sub> = 2.0V, f = 1MHz
C <sub>OUT</sub>	Output Capacitance	10	pF	VCC = 5V, V <sub>OUT</sub> = 2.0V, f = 1MHz

### SWITCHING TIME DEFINITIONS (Transparent Mode)



NOTE: Strobe input must remain high throughout read cycle while in transparent mode.

### SWITCHING TIME DEFINITIONS (Latched Mode)



### A.C. TEST LOAD

