

S-34

ORIG

002647

T-2647

G1

Quad 32-Bit Static Shift Registers

FEATURES

- TTL/DTL Compatible Clock Input
- TTL/DTL Compatible Data—
No external interfacing components required on data inputs or outputs.
- DC-1MHz Operation
- Full Static Operation—
Data is stored independently of the clock logic level.
- Two Temperature Ranges—
SL-5 & SL-7: 0°C to +70°C
SL-6: -55°C to +125°C
- Zener Protected Inputs
- Glass Passivation Protection


DESCRIPTION

The SL-5-4032, SL-6-4032 and SL-7-4032 are quad 32-bit static shift registers with clock and data inputs and outputs that interface directly with TTL/DTL logic arrays without the use of any special interface components. These devices each contain four independent common clock 32-bit DC to 1MHz shift registers, constructed on a single monolithic chip utilizing MTNS P-Channel enhancement mode transistors. Each shift register bit is implemented with a cross coupled flip-flop, so that data is stored indefinitely regardless of the logic level of the clock. A single phase clock input is provided for all registers. Data on the input is sampled while the clock is at a "0" level and the register shifts on a "0" to "1" transition.


*Available only in Europe (14 Lead Plastic DIP)

PIN CONFIGURATION

14 LEAD DUAL IN-LINE



BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

V_{GG} and V_{GI} with respect to V_{CC} -20V to +0.3V
 Clock and Data Inputs with respect to V_{CC} -15V to +0.3V
 Storage Temperature -65°C to +150°C
 Operating Temperature SL-5-4032, SL-7-4032 ... 0°C to +70°C
 SL-6-4032 -55°C to +125°C

*Exceeding these ratings could cause permanent damage. Functional operation of these devices at these conditions is not implied—operating ranges are specified below.

Standard Conditions (unless otherwise noted)


V_{CC} = +5 Volts ±0.5 Volts (V_{CC} is the substrate voltage)
 V_{GG} = -12 Volts ±1 Volt
 V_{GI} = GND
 Operating Temperature (T_A) = 0°C to +70°C (SL-5-4032, SL-7-4032)
 = -55°C to +125°C (SL-6-4032)

One TTL load (C_L total = 10 pF)

Characteristic	Symbol	Min	Typ**	Max	Units	Conditions
DC CHARACTERISTICS						
Clock Input						
Logic 1 Level	V _{OH}	V _{CC} -1.5	—	—	Volts	V _{in} = V _{CC} -10V
Logic 0 Level	V _{OL}	—	—	-0.8	Volts	
Leakage	I _{Le}	—	—	10	μA	
Data Input						
Logic 1 Level	V _{IH}	V _{CC} -1.5	—	—	Volts	V _{in} = V _{CC} -10V
Logic 0 Level	V _{IL}	—	—	-0.8	Volts	
Leakage	I _{LI}	—	—	10	μA	
Data Output						
Logic 1 Level	V _{OH}	V _{CC} -1.0	—	—	Volts	I _{OH} = 100 μA I _{OL} = 1.6mA
Logic 0 Level	V _{OL}	—	—	-0.4	Volts	
Power						
	—	—	225	300	mW	SL-5-4032, SL-7-4032 SL-6-4032
	—	—	225	325	mW	
AC CHARACTERISTICS						
Clock Input						
Frequency	f	DC	—	1.0	MHz	} t _r + t _{pdw} + t _r + t _{ed} ≥ 1 μsec 1MHz, T _A = +25°C
Pulse Width	t _{pdw}	450	350	—	ns	
Pulse Delay	t _{ed}	450	—	—	ns	
Rise and Fall Times	t _r , t _f	—	—	1000	ns	
Capacitance	C _o	—	20	—	pF	
Data Input						
Set Up Time	t _{DS}	350	250	—	ns	1MHz, T _A = +25°C
Hold Time	t _{DH}	10	0	—	ns	
Capacitance	C _i	—	8	—	pF	
Data Output						
Propagation Delay	t _{pd}	—	250	350	ns	SL-5-4032, SL-7-4032 SL-6-4032
	t _{pd}	—	250	450	ns	

**Typical values are at -25°C and nominal voltages.

TIMING DIAGRAM



MEMORY