

TC74HC192AP/AF TC74HC193AP/AF/AFN

TC74HC192 Synchronous Up/Down Decade Counter TC74HC193 Synchronous Up/Down Binary Counter

The TC74HC192A/193A are high speed CMOS SYNCHRONOUS 4-BIT UP/DOWN COUNTER fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

They have a clear input (CLEAR), a load input (LOAD), load data inputs (A ~ D), two clock inputs (QA ~ QD), and other outputs (CARRY, BORROW).



CLEAR is active high and forces Q_A through Q_D outputs low independent of the other inputs.

CARRY and BORROW outputs are provided in order to make a cascade connection without external circuitry.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $f_{MAX} = 54\text{MHz(Typ.)}$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A(Max.)}$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $I_{OH} = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS192/193



Pin Assignment



IEC Logic Symbol

Truth Table

Inputs				Function
Count Up	Count Down	Load	Clear	
↕	H	H	L	Count Up
↘	H	H	L	No Count
H	↕	H	L	Count Down
H	↘	H	L	No Count
X	X	L	L	Preset
X	X	X	H	Reset

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	-0.5 – 7	V
DC Input Voltage	V _{IN}	-0.5 – V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 – V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*/180(SOIC)	mW
Storage Temperature	T _{stg}	-65 – 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	2 – 6	V
Input Voltage	V _{IN}	0 – V _{CC}	V
Output Voltage	V _{OUT}	0 – V _{CC}	V
Operating Temperature	T _{opr}	-40 – 85	°C
Input Rise and Fall Time	t _r , t _f	0–1000(V _{CC} = 2.0V) 0 – 500(V _{CC} = 4.5V) 0–400(V _{CC} = 6.0V)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	Ta = 25°C				Ta = -40 ~ 85°C		Unit	
			V _{CC}	Min.	Typ.	Max.	Min.	Max.		
High-Level Input Voltage	V _{IH}	–	2.0	1.5	–	–	1.5	–	V	
			4.5	3.15	–	–	3.15	–		
			6.0	4.2	–	–	4.2	–		
Low-Level Input Voltage	V _{IL}	–	2.0	–	–	0.5	–	0.5	V	
			4.5	–	–	1.35	–	1.35		
			6.0	–	–	1.8	–	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20µA	2.0	1.9	2.0	–	1.9	–	V
				4.5	4.4	4.5	–	4.4	–	
				6.0	5.9	6.0	–	5.9	–	
			I _{OH} = -4 mA I _{OH} = 5.2mA	4.5	4.18	4.31	–	4.13	–	
			6.0	5.68	5.80	–	5.63	–		
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20µA	2.0	–	0.0	0.1	–	0.1	V
				4.5	–	0.0	0.1	–	0.1	
				6.0	–	0.0	0.1	–	0.1	
			I _{OL} = 4 mA I _{OL} = 5.2mA	4.5	–	0.17	0.26	–	0.33	
			6.0	–	0.18	0.26	–	0.33		
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	6.0	–	–	±0.5	–	±0.5	µA	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	–	–	±0.1	–	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	–	–	4.0	–	40.0		

Timing Requirements (Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V _{CC}	Typ.	Limit	Limit		
Minimum Pulse Width (CLOCK)	$t_{W(H)}$ $t_{W(L)}$	-	2.0	-	100	125		ns
			4.5	-	20	25		
			6.0	-	17	21		
Minimum Pulse Width (LOAD)	$t_{W(L)}$	-	2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Hold Time (CLEAR)	$t_{W(H)}$	-	2.0	-	100	125		
			4.5	-	20	25		
			6.0	-	17	21		
Minimum Set-up Time (DATA-LOAD)	t_s	-	2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Hold Time (DATA-LOAD)	t_h	-	2.0	-	0	0		
			4.5	-	0	0		
			6.0	-	0	0		
Minimum Removal Time (LOAD)	t_{rem}	-	2.0	-	50	65		
			4.5	-	10	13		
			6.0	-	9	10		
Minimum Removal Time (CLEAR)	t_{rem}	-	2.0	-	50	65		
			4.5	-	10	13		
			6.0	-	9	10		
Clock Frequency	f	-	2.0	-	5	4		MHz
			4.5	-	25	20		
			6.0	-	29	24		

AC Electrical Characteristics ($C_L = 15\text{pF}, V_{CC} = 5\text{V}, T_a = 25^\circ\text{C}$)


Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t_{TLH} t_{THL}	—	—	6	12	ns
Propagation Delay Time (UP, DOWN-Q)	t_{DLH} t_{DHL}	—	—	16	33	
Propagation Delay Time (UP-CARRY)	t_{DLH} t_{DHL}	—	—	10	22	
Propagation Delay Time (DOWN-BORROW)	t_{DLH} t_{DHL}	—	—	10	22	
Propagation Delay Time (LOAD-Q)	t_{DLH} t_{DHL}	—	—	21	38	
Propagation Delay Time (LOAD-CARRY)	t_{DLH} t_{DHL}	—	—	25	44	
Propagation Delay Time (LOAD-BORROW)	t_{DLH} t_{DHL}	—	—	26	44	
Propagation Delay Time (DATA IN-Q)	t_{DLH} t_{DHL}	—	—	21	33	
Propagation Delay Time (DATA IN-CARRY)	t_{DLH} t_{DHL}	—	—	29	44	
Propagation Delay Time (DATA IN-BORROW)	t_{DLH} t_{DHL}	—	—	26	44	
Propagation Delay Time (CLEAR-Q)	t_{DHL}	—	—	25	39	
Propagation Delay Time (CLEAR-CARRY)	t_{DLH}	—	—	30	44	
Propagation Delay Time (CLEAR-BORROW)	t_{DHL}	—	—	30	44	
Maximum Clock Frequency	f_{MAX}	—	27	52	—	

AC Electrical Characteristics (C_L = 50pF, Input t_r = t_f = 6ns)


Parameter	Symbol	Test Condition	V _{CC}	Ta = 25°C			Ta = -40 ~ 85°C		Unit
				Min	Typ.	Max.	Min.	Max.	
Output Transition Time	t _{TLH} t _{THL}	-	2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (UP, DOWN-Q)	t _{pLH} t _{pHL}	-	2.0	-	65	190	-	240	
			4.5	-	20	38	-	48	
			6.0	-	16	32	-	41	
Propagation Delay Time (UP-CARRY)	t _{pLH} t _{pHL}	-	2.0	-	40	130	-	165	
			4.5	-	13	26	-	33	
			6.0	-	11	22	-	28	
Propagation Delay Time (DOWN-BORROW)	t _{pLH} t _{pHL}	-	2.0	-	40	130	-	165	
			4.5	-	13	26	-	33	
			6.0	-	11	22	-	28	
Propagation Delay Time (LOAD-Q)	t _{pLH} t _{pHL}	-	2.0	-	85	220	-	275	
			4.5	-	25	44	-	55	
			6.0	-	20	37	-	47	
Propagation Delay Time (LOAD-CARRY)	t _{pLH} t _{pHL}	-	2.0	-	110	250	-	315	
			4.5	-	30	50	-	63	
			6.0	-	25	43	-	54	
Propagation Delay Time (LOAD-BORROW)	t _{pLH} t _{pHL}	-	2.0	-	110	250	-	315	
			4.5	-	30	50	-	63	
			6.0	-	25	43	-	54	
Propagation Delay Time (DATA IN-Q)	t _{pLH} t _{pHL}	-	2.0	-	80	190	-	240	
			4.5	-	25	38	-	48	
			6.0	-	20	32	-	41	
Propagation Delay Time (DATA IN-CARRY)	t _{pLH} t _{pHL}	-	2.0	-	120	250	-	315	
			4.5	-	34	50	-	63	
			6.0	-	28	43	-	54	
Propagation Delay Time (DATA IN-BORROW)	t _{pLH} t _{pHL}	-	2.0	-	110	250	-	315	
			4.5	-	31	50	-	63	
			6.0	-	25	43	-	54	
Propagation Delay Time (CLEAR-Q)	t _{pHL}	-	2.0	-	100	225	-	280	
			4.5	-	30	45	-	56	
			6.0	-	25	38	-	48	
Propagation Delay Time (CLEAR-CARRY)	t _{pLH}	-	2.0	-	120	250	-	315	
			4.5	-	35	50	-	63	
			6.0	-	29	43	-	54	
Propagation Delay Time (CLEAR-BORROW)	t _{pHL}	-	2.0	-	120	250	-	315	
			4.5	-	35	50	-	63	
			6.0	-	29	43	-	54	
Maximum Clock Frequency	f _{MAX}	-	2.0	5	12	-	4	-	MHz
			4.5	25	48	-	20	-	
			6.0	29	55	-	24	-	
Input Capacitance	C _{IN}	-	-	-	5	10	-	10	pF
			TC74HC192A	-	68	-	-	-	
Power Dissipation Capacitance	C _{PD(1)}	-	TC74HC193A	-	67	-	-	-	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:


$$I_{CC(OP1)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$




Timing Chart (YC74HC192A)



Timing Chart (TC74HC193A)



Logic Diagram (TC74HC192A)



Logic Diagram (TC74HC193A)