

Contents

Features.....	1
Block Diagram.....	1
Operation	2
Terminal Functions.....	2
Absolute Maximum Ratings	3
DC Electrical Characteristics	3
AC Electrical Characteristics	4
Dimensions	5
Pad Coordinates	5

64-bit THERMAL HEAD DRIVER

S-4621A

The S-4621A is a CMOS thermal print head driver containing a 64-bit shift register and a latch. It can be used for general purpose because "H" or "L" can be selected for the latch and the driver enable. It is ideal for the bar-code printer and the thermal print head of high-speed printing because of its large driver output current of 50 mA.

■ Features

- Low current consumption : 0.4 mA typ.
($f_{CLK}=5$ MHz, SI: fixed)
- High speed operation : 7 MHz (chip)
5 MHz (cascade connection)
- Driver output voltage : 36 V max.
- Driver output current : 50 mA max.
- 64-bit shift register and latch are built in
- Driver enable
- Driver-off function when supply voltage falls
- Selectable "H/L" for latch and driver enable

■ Block Diagram




Figure 1

This IC is still under development, thus the specifications are subject to change without notice.

■ Operation

The 64-bit shift register reads the data input to SI at the rising edge of the CLOCK input.

The latch circuit operates depending on the levels of CONT and LATCH ; it reads the data of the shift register when their levels are the same, and it holds the data of the shift register when they differ.

The latch data is output to the respective drivers when $\overline{\text{AEN}}$ is low and $\overline{\text{BEN}}$ is high. The driver output transistor turns ON when the latch data is high and turns OFF when low. Turning $\overline{\text{AEN}}$ high or $\overline{\text{BEN}}$ low makes all driver output transistors go off.

All driver output transistors go off when power supply voltage becomes lower than V_{DET} regardless of all input signals.

■ Terminal Functions (Refer to the dimensions for the pad arrangement)

Table 1

No.	Name	Functions
1 to 64	DO ₁ to DO ₆₄ (DO _n)	Driver output terminals (Nch open-drain)
65, 66, 73, 74, 82, 83	V _{SS1}	GND for driver (0 V)
71, 78	V _{DD}	Positive power supply for logic (+5 V)
67, 75	V _{SS0}	GND for logic (0 V)
77	CLK	Clock input terminal for 64-bit shift register
81	SI	Serial data input terminal for 64-bit shift register
68	SO	Serial data output terminal for 64-bit shift register
69	LATCH	Data latch signal input terminal When CONT="L" or open LATCH="L": Reads the data of the shift register LATCH="H": Holds the preceding data When CONT="H" LATCH="L": Holds the preceding data LATCH="H": Reads the data of the shift register
72	CONT	Data latch signal control terminal : Selects "H" or "L" for LATCH (pull-down resistor is built in)
76	$\overline{\text{AEN}}$	Driver enable terminal : Outputs the latch data to the driver when low (pull-up resistor is built in)
70	$\overline{\text{BEN}}$	Driver enable terminal : Outputs the latch data to the driver when high (pull-down resistor is built in)
79	OLD	Former column serial data input terminal (A pull-up resistor is built in)
80	HIST	Former column serial data input control terminal (A pull-down resistor is built in) HIST="H" : OLD terminal is active. HIST="L" or open : Input from OLD terminal is not allowed.

■ Absolute Maximum Ratings

Table 2

Parameter	Symbol	Ratings	Unit
Supply voltage	$V_{SS0.1} - V_{DD}$	-0.4 to +7.0	V
Driver output voltage	V_{DOH}	36	V
Driver output current	I_{DOL}	50	mA
Input voltage	V_{IN}	$V_{SS0}-0.5$ to $V_{DD}+0.5$	V
Output voltage	V_{OUT}	$V_{SS0}-0.5$ to $V_{DD}+0.5$	V
Max. junction temperature	T_{MAX}	125	°C
Operating temperature range	T_{opr}	-10 to +80	°C
Storage temperature range	T_{stg}	-40 to +125	°C

■ DC Electrical Characteristics

Table 3

(Unless otherwise specified: $V_{DD}=5.0\text{ V}\pm 10\%$, $T_a=-10\text{ }^\circ\text{C}$ to $80\text{ }^\circ\text{C}$)

Parameter	Sybl	Conditions	Min.	Typ.	Max.	Unit	
Supply voltage	V_{DD}		4.5	5.0	5.5	V	
High level input voltage	V_{IH}	*1	$0.7 \times V_{DD}$	—	V_{DD}	V	
Low level input voltage	V_{IL}		V_{SS}	—	$0.3 \times V_{DD}$	V	
High level input current	I_{IH}	VDD=5.0 V VIH=5.0 V Ta=25 °C BEN, CONT,OLD,HIS	—	—	55	μA	
			—	—	0.5	μA	
Low level input current	I_{IL}	VDD=5.0 V VIL=0 V AEN	-55	—	—	μA	
			-0.5	—	—	μA	
High level output voltage	V_{OH}	SO terminal, no load	4.45	—	—	V	
Low level output voltage	V_{OL}	SO terminal, no load	—	—	0.05	V	
High level output current	I_{OH}	SO terminal, $V_{OH}=V_{DD}-0.4\text{ V}$	—	—	-0.5	mA	
Low level output current	I_{OL}	SO terminal, $V_{OL}=0.4\text{ V}$	0.5	—	—	mA	
High level driver output voltage	V_{DOH}	Heat generator resistance: 500 Ω min.	—	24	26	V	
Low level driver output voltage	V_{DOL}	$I_{DOL}=30\text{ mA}$	—	0.7	1.5	V	
Driver leakage current	I_{LEAK}	$V_{DOH}=26\text{ V}$ Per 1-bit of driver output	—	—	1.0	μA	
		$V_{DOH}=26\text{ V}$ Per 64-bit of driver output	—	—	10	μA	
Current consumption	I_{DD}	Ta=25 °C	$f_{CLK}=2\text{ MHz}$, SI : fixed	—	0.2	0.6	mA
			$f_{CLK}=5\text{ MHz}$, SI : fixed	—	0.4	1.2	mA
			$f_{CLK}=5\text{ MHz}$, SI=1/2 f_{CLK}	—	1.6	5.0	mA
Lower V_{DD} detection voltage	V_{DET}		0.8	—	4.0	V	

*1 CLK : $f_{CLK}=f_{max}$ duty 50% $T_{SUD}=T_{HD}=100\text{ nsec}$ SI, OLD, HIS : 1/2 f_{max} LATCH : $T_{WLA}=100\text{ nsec}$

Others : DC level

■ AC Electrical Characteristics

Table 4
(Unless otherwise specified: $V_{DD}=5.0\text{ V}\pm 10\%$, $T_a=-10\text{ }^\circ\text{C}$ to $80\text{ }^\circ\text{C}$)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
CLK pulse width	t_{WCLK}		70	—	—	ns
Data setup time	t_{SUD}	$V_{IH}=V_{DD}, V_{IL}=V_{SS0}$	40	—	—	ns
Data hold time	t_{HD}	$V_{IH}=V_{DD}, V_{IL}=V_{SS0}$	40	—	—	ns
Latch pulse width	t_{WLA}		100	—	—	ns
Latch setup time	t_{SULA}		100	—	—	ns
CLK-SO propagation delay time	t_{dSO}	$C_L=3\text{ pF}$	—	—	120	ns
EN-DOn propagation delay time	t_{dDO}	$R_L=1.0\text{ k}\Omega, V_{DOH}=24\text{ V}$	—	—	10.5	μs
DOn rise time	t_{rDO}	$R_L=1.0\text{ k}\Omega, V_{DOH}=24\text{ V}$	—	2.0	6.0	μs
DOn fall time	t_{fDO}	$R_L=1.0\text{ k}\Omega, V_{DOH}=24\text{ V}$	—	3.5	10.0	μs
Clock frequency	f_{CLK}	When cascade connection	—	—	5.0	MHz




Figure 2

■ Dimensions




Figure 3

■ Pad Coordinates (The origin of the coordinate axes is the center of the chip)

Table 5

Unit: μm

Pad No.	Name	X	Y	Pad No.	Name	X	Y	Pad No.	Name	X	Y
1	DO ₁	-3465	257.5	29	DO ₂₉	-385	257.5	57	DO ₅₇	2695	257.5
2	DO ₂	-3355	257.5	30	DO ₃₀	-275	257.5	58	DO ₅₈	2805	257.5
3	DO ₃	-3245	257.5	31	DO ₃₁	-165	257.5	59	DO ₅₉	2915	257.5
4	DO ₄	-3135	257.5	32	DO ₃₂	-55	257.5	60	DO ₆₀	3025	257.5
5	DO ₅	-3025	257.5	33	DO ₃₃	55	257.5	61	DO ₆₁	3135	257.5
6	DO ₆	-2915	257.5	34	DO ₃₄	165	257.5	62	DO ₆₂	3245	257.5
7	DO ₇	-2805	257.5	35	DO ₃₅	275	257.5	63	DO ₆₃	3355	257.5
8	DO ₈	-2695	257.5	36	DO ₃₆	385	257.5	64	DO ₆₄	3465	257.5
9	DO ₉	-2585	257.5	37	DO ₃₇	495	257.5	65	V _{SS1}	3455	-257.5
10	DO ₁₀	-2475	257.5	38	DO ₃₈	605	257.5	66	V _{SS1}	3335	-257.5
11	DO ₁₁	-2365	257.5	39	DO ₃₉	715	257.5	67	V _{SS}	2855	-257.5
12	DO ₁₂	-2255	257.5	40	DO ₄₀	825	257.5	68	SO	2455	-257.5
13	DO ₁₃	-2145	257.5	41	DO ₄₁	935	257.5	69	LATCH	2005	-125.0
14	DO ₁₄	-2035	257.5	42	DO ₄₂	1045	257.5	70	BEN	1605	-257.5
15	DO ₁₅	-1925	257.5	43	DO ₄₃	1155	257.5	71	V _{DD}	1135	-257.5
16	DO ₁₆	-1815	257.5	44	DO ₄₄	1265	257.5	72	CONT	685	-257.5
17	DO ₁₇	-1705	257.5	45	DO ₄₅	1375	257.5	73	V _{SS1}	60	-242.5
18	DO ₁₈	-1595	257.5	46	DO ₄₆	1485	257.5	74	V _{SS1}	-60	-242.5
19	DO ₁₉	-1485	257.5	47	DO ₄₇	1595	257.5	75	V _{SS0}	-460	-257.5
20	DO ₂₀	-1375	257.5	48	DO ₄₈	1705	257.5	76	ĀEN	-940	-257.5
21	DO ₂₁	-1265	257.5	49	DO ₄₉	1815	257.5	77	CLK	-1360	-257.5
22	DO ₂₂	-1155	257.5	50	DO ₅₀	1925	257.5	78	HIST	-1600	-257.5
23	DO ₂₃	-1045	257.5	51	DO ₅₁	2035	257.5	79	OLD	-2020	-257.5
24	DO ₂₄	-935	257.5	52	DO ₅₂	2145	257.5	80	V _{DD}	-2445	-257.5
25	DO ₂₅	-825	257.5	53	DO ₅₃	2255	257.5	81	SI	-2845	-257.5
26	DO ₂₆	-715	257.5	54	DO ₅₄	2365	257.5	82	V _{SS1}	-3335	-257.5
27	DO ₂₇	-605	257.5	55	DO ₅₅	2475	257.5	83	V _{SS1}	-3455	-257.5
28	DO ₂₈	-495	257.5	56	DO ₅₆	2585	257.5				