

FAST 74F381 Arithmetic Logic Unit

FAST Products

FEATURES

- Low-input loading minimizes drive requirements
- Performs six arithmetic and logic functions
- Selectable Low (clear) and High (preset) functions
- Carry Generate and Propagate outputs for use with Carry look-ahead generator

DESCRIPTION

The 74F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Three additional Select (S_0 - S_2) input codes force the Function outputs Low or High. Carry Propagate (\bar{P}) and Generate (\bar{G}) outputs are provided for use with the 'F182 Carry Look Ahead Generator for high-speed expansion to longer word lengths. For ripple expansion, refer to the 'F382 ALU data sheet.

Signals applied to the Select inputs (S_0 - S_2) determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output function levels is shown in the Function Table. The circuit performs the arithmetic functions for either active-High or active-Low operands, with output lev-

Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F381	6.5 ns	59mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
20-Pin Plastic DIP	N74F381N
20-Pin Plastic SOL	N74F381D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A_0 - A_3	A operand inputs	1.0/4.0	20 μ A/2.4mA
B_0 - B_3	B operand inputs	1.0/4.0	20 μ A/2.4mA
S_0 - S_2	Function select inputs	1.0/1.0	20 μ A/0.6mA
C_n	Carry input	1.0/4.0	20 μ A/2.4mA
\bar{P}	Carry Propagate output (active-Low)	50/33	1.0mA/20mA
\bar{G}	Carry Generate output (active-Low)	50/33	1.0mA/20mA
F_0 - F_3	Outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


els in the same convention. In the subtract operating modes, it is necessary to force a Carry (High for active-High operands, Low for active-Low operands) into the C_n input of the least significant package. The Carry Generate (\bar{G}) and Carry Propagate (\bar{P}) outputs supply

input signals to the 'F182 Carry look-ahead generator for expansion to longer word length, as shown in Figure 1. Note that an 'F382 ALU is used for the most significant package. Typical delays for Figure 1 are given in Table 1.

PIN CONFIGURATION




LOGIC SYMBOL



V_{CC} = Pin 20
GND = Pin 10

LOGIC SYMBOL (IEEE/IEC)



Arithmetic Logic Unit

FAST 74F381

FUNCTION TABLE

INPUTS						OUTPUTS						OPERATING MODE	
S ₀	S ₁	S ₂	C _n	A _n	B _n	F ₀	F ₁	F ₂	F ₃	\bar{G}	\bar{P}		
L	L	L	X	X	X	L	L	L	L	L	L	Clear	
H	L	L	L	L	L	H	H	H	H	H	L	B minus A	
H	L	L	L	L	H	L	H	H	H	L	L		
H	L	L	L	H	L	L	L	L	L	H	H		
H	L	L	L	H	H	H	H	H	H	H	L		
H	L	L	H	L	L	L	L	L	L	H	L		
H	L	L	H	L	H	H	H	H	H	L	L		
H	L	L	H	H	L	H	L	L	L	H	H		
H	L	L	H	H	H	L	L	L	L	H	L		
L	H	L	L	L	L	H	H	H	H	H	L		A minus B
L	H	L	L	L	H	L	L	L	L	H	H		
L	H	L	L	H	L	L	H	H	H	L	L		
L	H	L	L	H	H	H	H	H	H	H	L		
L	H	L	H	L	L	L	L	L	L	H	L		
L	H	L	H	L	H	H	L	L	L	H	H		
L	H	L	H	H	L	H	H	H	H	L	L		
L	H	L	H	H	H	L	L	L	L	H	L		
H	H	L	L	L	L	L	L	L	L	H	H	A Plus B	
H	H	L	L	L	H	H	H	H	H	H	L		
H	H	L	L	H	L	H	H	H	H	H	L		
H	H	L	L	H	H	L	H	H	H	L	L		
H	H	L	H	L	L	H	L	L	L	H	H		
H	H	L	H	L	H	L	L	L	L	H	L		
H	H	L	H	H	L	L	L	L	L	H	L		
H	H	L	H	H	H	H	H	H	H	L	L		
L	L	H	X	L	L	L	L	L	L	H	H		A ⊕ B
L	L	H	X	L	H	H	H	H	H	H	H		
L	L	H	X	H	L	H	H	H	H	H	L		
L	L	H	X	H	H	L	L	L	L	L	L		
H	L	H	X	L	L	L	L	L	L	H	H	A + B	
H	L	H	X	L	H	H	H	H	H	H	H		
H	L	H	X	H	L	H	H	H	H	H	H		
H	L	H	X	H	H	H	H	H	H	H	L		
L	H	H	X	L	L	L	L	L	L	L	L	AB	
L	H	H	X	L	H	L	L	L	L	H	H		
L	H	H	X	H	L	L	L	L	L	L	L		
L	H	H	X	H	H	H	H	H	H	H	L		
H	H	H	X	L	L	H	H	H	H	H	H	Preset	
H	H	H	X	L	H	H	H	H	H	H	H		
H	H	H	X	H	L	H	H	H	H	H	H		
H	H	H	X	H	H	H	H	H	H	H	L		

H = High voltage level
 L = Low voltage level
 X = Don't care

Arithmetic Logic Unit

FAST 74F381

FUNCTION SELECT TABLE

SELECT			OPERATING MODE
S ₀	S ₁	S ₂	
L	L	L	Clear
H	L	L	B Minus A
L	H	L	A Minus B
H	H	L	A Plus B
L	L	H	A ⊕ B
H	L	H	A + B
L	H	H	AB
H	H	H	Preset

H = High voltage level
L = Low voltage level

Table 1. 16-Bit Delay Tabulation

PATH SEGMENT	TOWARD F	OUTPUT C _{n+4} , OVR
A _i or B _i to F	7.2 ns	7.2ns
F _i to C _{n+1} ('F182)	6.2 ns	6.2ns
C _n to F	8.1 ns	-
C _n to C _{n+4} , OVR	-	8.0ns
Total Delay	21.5 ns	21.4 ns

APPLICATION




Figure 1. 16-Bit Look-Ahead Carry ALU Expansion

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

Arithmetic Logic Unit

FAST 74F381

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-1	mA
I_{OL}	Low-level output current			20	mA
T_A	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT	
			Min	Typ ²	Max		
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$	$\pm 10\%V_{CC}$	2.5		V	
		$V_{IH} = \text{MIN}, I_{OH} = \text{MAX}$	$\pm 5\%V_{CC}$	2.7	3.4	V	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$	$\pm 10\%V_{CC}$		0.30	0.50	V
		$V_{IH} = \text{MIN}, I_{OL} = \text{MAX}$	$\pm 5\%V_{CC}$		0.30	0.50	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$			-0.73	-1.2	V
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7.0\text{V}$				100	μA
I_{IH}	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$				20	μA
I_{IL}	Low-level input current	A_n, B_n, C_n S_0, S_1, S_2	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$			-2.4	mA
							-0.6
I_{OS}	Short circuit output current ³	$V_{CC} = \text{MAX}$		-60		-150	mA
I_{CC}	Supply current (total)	$V_{CC} = \text{MAX}$			59	89	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.


Arithmetic Logic Unit

FAST 74F381

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation delay C_n to F_n	Waveform 1	2.5 2.5	6.0 4.5	11.0 6.5	2.5 2.5	12.5 7.5	ns	
t_{PLH} t_{PHL}	Propagation delay Any A_n or B_n to any F_n	Waveform 1	3.5 3.0	7.0 6.0	13.0 9.0	3.5 3.0	16.0 10.0	ns	
t_{PLH} t_{PHL}	Propagation delay S_n to F_n	Waveform 1	5.0 4.0	9.0 7.5	20.0 10.5	5.0 4.0	21.5 11.5	ns	
t_{PLH} t_{PHL}	Propagation delay A_n or B_n to \bar{G}	Waveform 1	3.5 3.0	6.5 6.0	9.0 8.5	3.5 3.0	10.0 9.0	ns	
t_{PLH} t_{PHL}	Propagation delay A_n or B_n to \bar{P}	Waveform 1	3.0 3.5	5.5 6.0	8.0 8.5	3.0 3.5	9.0 9.0	ns	
t_{PLH} t_{PHL}	Propagation delay S_n to \bar{G} or \bar{P}	Waveform 1	5.0 5.5	7.5 8.5	11.0 12.5	5.0 5.0	12.5 14.0	ns	

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

