


S-24

SL76

002645

1



J-2645

GI

# Quad 16-Bit Static Shift Registers

## FEATURES

- TTL/DTL Compatible Clock Input
- TTL/DTL Compatible Data—  
No external interfacing components required on data inputs or outputs.
- DC-2MHz Operation
- Full Static Operation—  
Data is stored independently of the clock logic level.
- Temperature Range:  
0°C to +70°C
- Zener Protected Inputs
- Glass Passivation Protection


## DESCRIPTION

The SL-5-4016 and SL-7-4016 are quad 16-bit static shift registers with clock and data inputs and outputs that interface directly with TTL/DTL logic arrays without the use of any special interface components. This device contains four independent common clock 16-bit DC to 2MHz shift registers constructed on a single monolithic chip utilizing MINS P-Channel enhancement mode transistors. Each shift register bit is implemented with a cross coupled flip-flop, so that data is stored indefinitely regardless of the logic level of the clock. A single phase clock input is provided for all registers. Data on the input is sampled while the clock is at a "0" level and the register shifts on a "0" to "1" transition.


\*Available only in Europe (14 Lead Plastic DIP)

## PIN CONFIGURATION

14 LEAD DUAL IN-LINE



## BLOCK DIAGRAM



**Maximum Ratings\***

$V_{GS}$  and  $V_{GI}$  with respect to  $V_{CC}$  ..... -20V to +0.3V  
 Clock and Data Inputs with respect to  $V_{CC}$  ..... -15V to +0.3V  
 Storage Temperature ..... -65 C to +150 C  
 Operating Temperature ..... 0 C to +70 C

\*Exceeding these ratings could cause permanent damage. Functional operation of these devices at these conditions is not implied—operating ranges are specified below.


**Standard Conditions** (unless otherwise noted)

$V_{CC}$  = +5 Volts  $\pm$  0.5 Volts ( $V_{CC}$  is the substrate voltage)  
 $V_{GS}$  = +12 Volts  $\pm$  1 Volt  
 $V_{GI}$  = GND  
 Operating Temperature ( $T_A$ ) = 0 C to +70 C  
 One TTL load ( $C_L$  total = 10 pF)

Characteristic	Symbol	Min	Typ**	Max	Units	Conditions
<b>DC CHARACTERISTICS</b>						
<b>Clock Input</b>						
Logic 1 Level	$V_{OH}$	$V_{CC}-1.5$	—	—	Volts	$V_{IH} = V_{CC} - 10V$
Logic 0 Level	$V_{OL}$	—	—	-0.8	Volts	
Leakage	$I_{CC}$	—	—	10	$\mu$ A	
<b>Data Input</b>						
Logic 1 Level	$V_{IH}$	$V_{CC}-1.5$	—	—	Volts	$V_{IH} = V_{CC} - 10V$
Logic 0 Level	$V_{IL}$	—	—	-0.8	Volts	
Leakage	$I_{DI}$	—	—	10	$\mu$ A	
<b>Data Output</b>						
Logic 1 Level	$V_{OH}$	$V_{CC}-1.0$	—	—	Volts	$I_{OH} = 100 \mu A$ $I_{OL} = 1.6 mA$
Logic 0 Level	$V_{OL}$	—	—	-0.4	Volts	
<b>Power</b>	—	—	450	—	mW	
<b>AC CHARACTERISTICS</b>						
<b>Clock Input</b>						
Frequency	f	DC	—	2.0	MHz	$t_r = t_{pdw} = t_f$ $t_{cd} \geq 1 \mu sec$ 1MHz $T_A = -25 C$
Pulse Width	$t_{pw}$	200	—	—	ns	
Pulse Delay	$t_{pd}$	450	—	—	ns	
Rise and Fall Times	$t_r$ $t_f$	—	—	1000	ns	
Capacitance	$C_L$	—	15	—	pF	
<b>Data Input</b>						
Set Up Time	$t_{su}$	150	—	—	ns	1MHz $T_A = -25 C$
Hold Time	$t_{oh}$	25	0	—	ns	
Capacitance	C	—	5	—	pF	
<b>Data Output</b>						
Propagation Delay	$t_{pd}$	—	250	—	ns	

\*\*Typical values are at -25 C and nominal voltages

**TIMING DIAGRAM**



MEMORY