



# Dual 2-Wide 2-3 Input "OR-AND/OR-AND-INVERT" Gate

**ELECTRICALLY TESTED PER:  
MPG 10517**

The 10517 is a general purpose logic element designed for use in data control, such as digital multiplexing or data distribution. Pin 9 is common to both gates.

- 150 mW Max/Pkg (No Load)
- $t_{pd} = 2.3$  ns typ
- $t_r, t_f = 2.2$  ns typ (20% - 80%)

**3**

FUNCTION	PIN ASSIGNMENTS			BURN-IN (CONDITION C)
	DIL	FLATS	LCC	
V <sub>CC1</sub>	1	5	2	GND
A <sub>OUT</sub>	2	6	3	51 Ω to V <sub>TT</sub>
$\overline{A}_{OUT}$	3	7	4	51 Ω to V <sub>TT</sub>
A <sub>1IN</sub>	4	8	5	OPEN
A <sub>1IN</sub>	5	9	7	OPEN
A <sub>2IN</sub>	6	10	8	OPEN
A <sub>2IN</sub>	7	11	9	OPEN
V <sub>EE</sub>	8	12	10	V <sub>EE</sub>
A <sub>2IN, B<sub>2IN</sub></sub>	9	13	12	OPEN
B <sub>2IN</sub>	10	14	13	OPEN
B <sub>2IN</sub>	11	15	14	OPEN
B <sub>1IN</sub>	12	16	15	OPEN
B <sub>1IN</sub>	13	1	17	OPEN
$\overline{B}_{OUT}$	14	2	18	51 Ω to V <sub>TT</sub>
B <sub>OUT</sub>	15	3	19	51 Ω to V <sub>TT</sub>
V <sub>CC2</sub>	16	4	20	GND

**BURN - IN CONDITIONS:**  
V<sub>TT</sub> = - 2.0 V MAX/ - 2.2 V MIN  
V<sub>EE</sub> = - 5.7 V MAX/ - 5.2 V MIN

**Military 10517**




**AVAILABLE AS**


- 1) JAN: N/A
  - 2) SMD: N/A
  - 3) 883: 10517/BXAJC
- X = CASE OUTLINE AS FOLLOWS:


**PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2**

The letter "M" appears before the slash on LCC.




**LOGIC DIAGRAM**





**NOTES**

1. Length of Coax<sub>A</sub> and Coax<sub>B</sub> should be equal for equal time delay.
2. Unused outputs should be loaded  $100 \Omega$  to ground.
3. 2:1 divider may be used.
4.  $t_r = t_f = 2.0 \text{ ns} \pm 0.2 \text{ ns}$  measured at (20% - 80%).
5.  $P_W \geq 20 \text{ ns}$ .
6.  $P_{RF} = 1.0 \text{ MHz}$ .
7.  $R_1 = 50 \Omega$  resistor in series with  $50 \Omega$  coax constituting the  $100 \Omega$  load.



**Figure 1. Switching Test Circuit and Waveforms**

# 10517 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100  $\Omega$  resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)							
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	PS1	PS2	VEE	VEEL
T <sub>A</sub> = 25 °C	-0.78	-1.85	-1.105	-1.475	+1.11	+0.91	-5.2	-3.2
T <sub>A</sub> = 125 °C	-0.63	-1.82	-1.000	-1.400	+1.24	+0.36	-5.2	-3.2
T <sub>A</sub> = -55 °C	-0.88	-1.92	-1.255	-1.510	+1.01	+0.28	-5.2	-3.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW											
		+25 °C		+125 °C		-55 °C			Pinouts referenced are for DIL package, check Pin Assignments VCC = 0 V, Output Load = 100 $\Omega$ to -2.0 V											
		Subgroup 1		Subgroup 2		Subgroup 3														
	Functional Parameters:	Min	Max	Min	Max	Min	Max													
V <sub>OH</sub>	High Output Voltage	-0.93	-0.78	-0.825	-0.63	-1.08	-0.88	V	V <sub>IH1</sub>	4-7 9-13	V <sub>IL1</sub>		V <sub>IH2</sub>		V <sub>IL2</sub>	8	VCC	1, 16	P. U. T.	2, 3, 14, 15
V <sub>OL</sub>	Low Output Voltage	-1.85	-1.62	-1.82	-1.545	-1.92	-1.655	V	V <sub>IH1</sub>	4-7 9-13	V <sub>IL1</sub>		V <sub>IH2</sub>		V <sub>IL2</sub>	8	VCC	1, 16	P. U. T.	2, 3, 14, 15
V <sub>OH1</sub>	High Output Voltage	-0.95	-0.78	-0.845	-0.63	-1.10	-0.88	V	V <sub>IH1</sub>	4-7 9-13	V <sub>IL1</sub>	4-7 9-13	V <sub>IH2</sub>	4-7 9-13	V <sub>IL2</sub>	8	VCC	1, 16	P. U. T.	2, 3, 14, 15
V <sub>OL1</sub>	Low Output Voltage	-1.85	-1.60	-1.82	-1.525	-1.92	-1.635	V	V <sub>IH1</sub>	4-7 9-13	V <sub>IL1</sub>	4-7 9-13	V <sub>IH2</sub>	4-7 9-13	V <sub>IL2</sub>	8	VCC	1, 16	P. U. T.	2, 3, 14, 15
I <sub>EE</sub>	Power Supply Current	-26		-29		-29		mA								8	1, 16	8		
I <sub>IH</sub>	Input Current High		245		415		415	$\mu$ A		4, 5 12, 13					8	1, 16	4, 5, 12, 13			
I <sub>IH1</sub>	Input Current High		265		450		450	$\mu$ A		6, 7 10, 11					8	1, 16	6, 7, 10, 11			
I <sub>IH2</sub>	Input Current High		350		595		595	$\mu$ A		9					8	1, 16	9			
I <sub>IL</sub>	Input Current Low	0.5		0.3		0.5		$\mu$ A		4-7 9-13					8	1, 16	7, 9-1			

# 10517 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100  $\Omega$  resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)							
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	PS1	PS2	VEE	VEEL
T <sub>A</sub> = 25 °C	-0.78	-1.85	-1.105	-1.475	+1.11	+0.31	-5.2	-3.2
T <sub>A</sub> = 125 °C	-0.66	-1.82	-1.000	-1.400	+1.24	+0.36	-5.2	-3.2
T <sub>A</sub> = -55 °C	-0.88	-1.92	-1.255	-1.510	+1.01	+0.28	-5.2	-3.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW:							
		+ 25 °C		+ 125 °C		-55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 2.0 V, Output Load = 100 $\Omega$ to GND							
		Subgroup 9		Subgroup 10		Subgroup 11			VIN	VOUT	VCC	VEEL	PS1	P. U. T.		
t <sub>TLH</sub>	Rise Time	1.0	4.0	0.9	4.0	1.0	4.1	ns	4, 6, 11, 12	2, 14, 15	1, 16	8	4, 6, 11, 12	2, 3, 14, 15		
t <sub>THL</sub>	Fall Time	1.0	4.0	0.9	4.0	1.0	4.1	ns	4, 6, 11, 12	2, 14, 15	1, 16	8	4, 6, 11, 12	2, 3, 14, 15		
t <sub>pHL</sub>	Propagation Delay High to Low	1.4	3.4	1.2	3.5	1.1	3.5	ns	4, 6, 11, 12	2, 14, 15	1, 16	8	4, 6, 11, 12	2, 3, 14, 15		
t <sub>pLH</sub>	Propagation Delay Low to High	1.4	3.4	1.2	3.5	1.1	3.5	ns	4, 6, 11, 12	2, 14, 15	1, 16	8	4, 6, 11, 12	2, 3, 14, 15		