

Integrated Device Technology, Inc.

2K x 36 CMOS DUAL-PORT STATIC RAM MODULE

IDT7M1012

FEATURES

- High density 2K x 36 CMOS Dual-Port Static RAM module
- Fast access times
 - Commercial: 25, 30, 40, 50, 60ns
 - Military: 30, 40, 50, 60, 70ns
- Fully asynchronous read/write operation from either port
- Surface mounted LCC packages allow through-hole module to fit on a 121-pin PGA footprint
- Single 5V ($\pm 10\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible

IDT7M1012 modules are designed to be used as stand alone 36-bit dual-port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1012 module is packaged in a 121-pin ceramic PGA (Pin Grid Array), resulting in package dimensions of only 1.36" x 1.36" x 0.28". Maximum access times as fast as 25ns/30ns are available over the commercial/military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

DESCRIPTION

The IDT7M1012 is a 2K x 36 high speed CMOS Dual-Port static RAM module constructed on a co-fired ceramic substrate using four IDT7012 (2K x 9) Dual-Port RAMs. The

PIN CONFIGURATION⁽¹⁾


	1	2	3	4	5	6	7	8	9	10	11	12	13		
A	GND	L_R \overline{W} (3)	R_R \overline{W} (3)	R_I/O(20)	R_I/O(22)	R_I/O(25)	L_I/O(27)	L_I/O(28)	L_I/O(30)	L_I/O(32)	L_R \overline{W} (4)	R_R \overline{W} (4)	R_I/O(35)	A	
B	L_I/O(18)	R_I/O(18)	R_I/O(19)	R_I/O(21)	R_I/O(23)	R_I/O(24)	R_I/O(26)	L_I/O(29)	L_I/O(31)	L_I/O(33)	VCC	L_I/O(34)	R_I/O(34)	B	
C	L_I/O(19)	L_I/O(23)	VCC	L_A(0)	L_A(9)	L_A(10)	GND	R_A(10)	R_A(9)	R_A(0)	GND	L_I/O(35)	R_I/O(33)	C	
D	L_I/O(20)	L_I/O(24)	L_A(1)	GND	PGA Top View							R_A(1)	R_I/O(27)	R_I/O(32)	D
E	L_I/O(21)	L_I/O(25)	L_A(2)	R_A(2)								R_I/O(28)	R_I/O(31)	E	
F	L_I/O(22)	L_I/O(26)	L_A(3)	R_A(3)								R_I/O(29)	R_I/O(30)	F	
G	GND	L \overline{CS}	GND	GND								R \overline{CS}	GND	G	
H	L_R \overline{W} (1)	L \overline{OE}	R_R \overline{W} (1)	L_R \overline{W} (2)	R \overline{OE}	R_R \overline{W} (2)	H								
J	L_I/O(0)	R_I/O(3)	L_A(4)	R_A(4)	L_I/O(15)	R_I/O(17)	J								
K	L_I/O(1)	R_I/O(2)	L_A(5)	R_A(5)	L_I/O(16)	R_I/O(16)	K								
L	L_I/O(2)	R_I/O(1)	GND	L_A(6)	L_A(7)	L_A(8)	GND	R_A(8)	R_A(7)	R_A(6)	VCC	GND	R_I/O(15)	L	
M	L_I/O(3)	R_I/O(0)	VCC	R_I/O(4)	R_I/O(5)	R_I/O(7)	R_I/O(8)	L_I/O(11)	L_I/O(12)	L_I/O(13)	L_I/O(14)	L_I/O(17)	R_I/O(14)	M	
N	L_I/O(4)	L_I/O(5)	L_I/O(6)	L_I/O(7)	L_I/O(8)	R_I/O(6)	L_I/O(9)	L_I/O(10)	R_I/O(9)	R_I/O(10)	R_I/O(11)	R_I/O(12)	R_I/O(13)	N	
	1	2	3	4	5	6	7	8	9	10	11	12	13		

7

NOTES:
1. For the IDT7M1011 (1K x 36 version), Pins C6 and C8 (L_A(10) and R_A(10) respectively) must be connected to VCC for proper operation of the module.

7-6-1

FUNCTIONAL BLOCK DIAGRAMS



2821 drw 02

PIN NAMES

Left Port	Right Port	Names
L_CS	R_CS	Chip Selects
L_R/W(1-4)	R_R/W(1-4)	Read/Write Enables
L_OE	R_OE	Output Enables
L_A (0-10)	R_A (0-10)	Address Inputs
L_I/O (0-35)	R_I/O (0-35)	Data Input/Outputs
Vcc		Power
GND		Ground

2821 tbl 01

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2821 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

2821 tbl 02

NOTE:

1. V_{IL} = -3.0V for pulse width less than 20ns.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

2821 tbl 04

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE TABLE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter	Conditions	Max.	Unit
$C_{IN(1)}$	Input Capacitance (Address, \overline{CS} , \overline{OE})	$V_{IN} = 0V$	50	pF
$C_{IN(2)}$	Input Capacitance (Data, R/\overline{W})	$V_{IN} = 0V$	15	pF
C_{OUT}	Output Capacitance (Data)	$V_{OUT} = 0V$	15	pF

NOTE:

2821 tbl 05

1. This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ or 0°C to $+70^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{LI} $	Input Leakage	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND to } V_{CC}$	—	40	μA
$ I_{LO} $	Output Leakage	$V_{CC} = \text{Max.}$ $\overline{CS} \geq V_{IH}$, $V_{OUT} = \text{GND to } V_{CC}$	—	40	μA
V_{OL}	Output Low Voltage	$V_{CC} = \text{Min.}$ $I_{OL} = 4\text{mA}$	—	0.4	V
V_{OH}	Output High Voltage	$V_{CC} = \text{Min.}$ $I_{OH} = -4\text{mA}$	2.4	—	V

2821 tbl 06

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ or 0°C to $+70^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Min.	Max. ⁽¹⁾	Max. ⁽²⁾	Unit
I_{CC}	Dynamic Operating Current (Both Ports Active)	$V_{CC} = \text{Max.}$, $\overline{CS} \leq V_{IL}$, Outputs Open, $f = f_{MAX}$	—	1040	1240	mA
I_{SB}	Standby Supply Current (Both Ports Inactive)	$V_{CC} = \text{Max.}$, \overline{CS}_L and $\overline{CS}_R \geq V_{IH}$ Outputs Open, $f = f_{MAX}$	—	260	320	mA
I_{SB1}	Standby Supply Current (One Port Inactive)	$V_{CC} = \text{Max.}$, \overline{CS}_L or $\overline{CS}_R \geq V_{IH}$ Outputs Open, $f = f_{MAX}$	—	700	800	mA
I_{SB2}	Full Standby Supply Current (Both Ports Inactive)	\overline{CS}_L and $\overline{CS}_R \geq V_{CC} - 0.2V$ $V_{IN} > V_{CC} - 0.2V$ or $< 0.2V$	—	60	120	mA

2821 tbl 07

NOTES:

1. For commercial grade (0°C to $+70^\circ\text{C}$) versions only.
2. For military grade (-55°C to $+125^\circ\text{C}$) versions only.

7

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2




Figure 1. Output Load 2821 drw 03




Figure 2. Output Load 2821 drw 04
(For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)

AC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C or 0°C to +70°C)


Symbol	Parameter	7M1012SxxG, 7M1012SxxGB												Unit
		-25 [°]		-30		-40		-50		-60		-70		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle														
tRC	Read Cycle Time	25	—	30	—	40	—	50	—	60	—	70	—	ns
tAA	Address Access Time	—	25	—	30	—	40	—	50	—	60	—	70	ns
tACS	Chip Select Access Time	—	25	—	30	—	40	—	50	—	60	—	70	ns
tOE	Output Enable Access Time	—	12	—	15	—	25	—	30	—	35	—	40	ns
tOH	Output Hold from Address Change	0	—	0	—	0	—	0	—	0	—	0	—	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	0	—	0	—	0	—	0	—	0	—	0	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High Z	—	10	—	12	—	15	—	20	—	30	—	35	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	0	—	0	—	0	—	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	—	10	—	12	—	15	—	20	—	30	—	35	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	—	50	—	50	—	50	—	50	—	50	—	50	ns
Write Cycle														
tWC	Write Cycle Time	25	—	30	—	40	—	50	—	60	—	70	—	ns
tCW	Chip Select to End of Write	20	—	25	—	30	—	35	—	40	—	50	—	ns
tAW	Address Valid to End of Write	20	—	25	—	30	—	35	—	40	—	50	—	ns
tAS	Address Set-Up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	20	—	25	—	30	—	35	—	40	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	12	—	15	—	20	—	20	—	20	—	30	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	—	10	—	12	—	15	—	20	—	30	—	35	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	10	—	12	—	15	—	20	—	30	—	35	ns
tOW ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	0	—	ns

NOTES:

1. This parameter is guaranteed by design but not tested.
2. Port-to-Port delay through the RAM cells from the writing port to the reading port.
3. Preliminary specification only.


2821 tbi 09

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) (1, 2, 4)



2821 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) (1, 3, 5)




2821 drw 06

NOTES:

1. R/W is high for Read Cycles
2. Device is continuously enabled, $\overline{CS} \leq V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CS} transition low
4. $\overline{OE} \leq V_{IL}$
5. To access RAM, $\overline{CS} = L$.
6. This parameter is guaranteed by design but not tested.




TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{R/\overline{W}}$ CONTROLLED TIMING) (1, 3, 5, 8)



2821 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING) (1, 3, 5, 8)






2821 drw 08

NOTES:

1. $\overline{R/\overline{W}}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low $\overline{R/\overline{W}}$ for memory array writing cycle.
3. t_{WR} is measured from the earlier of \overline{CS} or $\overline{R/\overline{W}}$ going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If \overline{OE} is low during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
9. This parameter is guaranteed by design but not tested.

PACKAGE DIMENSIONS



2821 drw 09