

Signetics

Document No.	853-0365
ECN No.	98989
Date of issue	March 1, 1990
Status	Product Specification
FAST Products	

FAST 74F299

Register

8-Bit Universal Shift/Storage Register(3-State)

FEATURES

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: Shift left, shift right, load and store
- 3-state outputs for bus oriented applications

DESCRIPTION

The 74F299 is an 8-bit universal shift / storage register with 3-state outputs. Four modes of operation are possible: Hold (store), shift left, shift right and parallel load. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q_0 and Q_7 to allow easy serial cascading. A separate active-Low Master Reset is used to reset the register.

The 74F299 contains eight edge-triggered D-type flip-flops and the inter-stage logic necessary to perform synchronous, shift left, shift right, parallel

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F299	115 MHz	58mA

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
20-Pin Plastic DIP	N74F299N
20-Pin Plastic SOL	N74F299D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
DS_0	Serial data input for right shift	1.0/1.0	20 μ A/0.6mA
DS_7	Serial data input for left shift	1.0/1.0	20 μ A/0.6mA
S_0, S_1	Mode Select inputs	1.0/2.0	20 μ A/1.2mA
CP	Clock Pulse input (Active rising edge)	1.0/1.0	20 μ A/0.6mA
\overline{MR}	Asynchronous Master Reset input (active Low)	1.0/1.0	20 μ A/0.6mA
$\overline{OE}_0, \overline{OE}_1$	Output Enable input (active Low)	1.0/1.0	20 μ A/0.6mA
Q_0, Q_7	Serial outputs	50/33	1.0mA/20mA
I/O_n	Multiplexed parallel data inputs or	3.5/1.0	70 μ A/0.6mA
	3-state parallel outputs	150/40	3.0mA/24mA

NOTE:
One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Register

FAST 74F299

DESCRIPTION (Continued)


load and hold operations. The type of operation is determined by S_0 and S_1 , as shown in the Function Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting

on longer words. A Low signal on \overline{MR} overrides the Select and CP input and resets the flip-flops.

All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended set up and hold times, relative to the rising

edge of clock are observed. A High signal on either \overline{OE}_0 or \overline{OE}_1 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by High signals on both S_0 and S_1 in preparation for a parallel load operation.

LOGIC DIAGRAM



March 1, 1990

Register

FAST 74F299

FUNCTION TABLE

INPUTS					OPERATING MODE
OE _n	MR	S ₁	S ₀	CP	
L	L	X	X	X	Asynchronous Reset; Q ₀ -Q ₇ =Low
L	H	H	H	↑	Parallel load ; I/O _n → Q _n (I/O _n outputs disabled)
L	H	L	H	↑	Shift right ; DS ₀ → Q ₀ , Q ₀ → Q ₁ , etc.
L	H	H	L	↑	Shift left ; DS ₇ → Q ₇ , Q ₇ → Q ₆ , etc.
L	H	L	L	X	Hold
H	X	X	X	X	Outputs in High Z

- H = High voltage level
- L = Low voltage level
- X = Don't care
- ↑ = Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	-0.5 to +7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V	
I _{OUT}	Current applied to output in Low output state	Q ₀ , Q ₇	40	mA
		I/O _n	48	mA
T _A	Operating free-air temperature range	0 to +70	°C	
T _{STG}	Storage temperature	-65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{PH}	High-level input voltage	2.0			V
V _{PL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current	Q ₀ , Q ₇		-1	mA
		I/O _n		-3	mA
I _{OL}	Low-level output current	Q ₀ , Q ₇		20	mA
		I/O _n		24	mA
T _A	Operating free-air temperature range	0		70	°C