

TriQuint's GA9101 Transmitter and GA9102 Receiver, in conjunction with either the GA9103 ENDEC or the GA9104 ENDEC, provide a comprehensive electrical and physical interface in compliance with the Fiber Channel Specification of the Accredited Standards Committee (ASCX3T9.3) or the Enterprise Systems Connection Architecture (ESCON™). These chip sets can also be used for ATM local area network applications operating at serial data rates of 194.4 Megabaud (payload at 155.52 Megabits/sec).

The Fiber Channel Specification is intended as a standard I/O channel interface for either serial interconnection of peripherals to computers or for communication between computers. With the Fiber Channel, users may communicate over distances of up to 10 kilometers at baud rates of 132.8125 Megabaud to 1.0625 Gigabaud. The GA9101 and GA9102 are designed to operate at serial baud rates of 194.4, 200.0, and 265.625 Megabaud.

The Fiber Channel standard provides a variety of physical media and data rates to accommo-

date different cost/performance needs. The framing protocol also provides flexibility so different implementations can use various features of the standard in order to optimize the overall performance of the system.

The GA9103 CMOS ENDEC chip implements the data, ordered-set, and line-state encoding and decoding functions of the Fiber Channel Physical Layer standard (FC\_PH). In addition, it performs 32-bit CRC and parity generate/check functions.

The ESCON I/O interface provides an optical-fiber communication link between I/O devices and main storage of IBM or compatible computers implementing Enterprise Systems Architecture/390 <sup>TM</sup> (ESA/390 <sup>TM</sup>).

The GA9104 CMOS ENDEC chip implements the data and control encoding/ decoding functions of the ESCON standard. In addition, it performs 16-bit CRC and parity generate/check functions.

#### GA9101/GA9102

# Fiber Channel ESCON™ ATM Transmitter, Receiver

#### Features

- Fiber Channel, ESCON, and ATM compatible
- With fiber optics and ENDEC, a complete FC-0, FC-1 solution
- TTL-compatible 10-bit-wide data bus with 19.44, 20.00, or 26.5625 MHz byte clock
- Serial rate of 194.4, 200.0, or 265.625 Mbaud with on-chip bit clock generation
- On-chip clock-and-datarecovery PLL
- Automatic byte alignment to 8b/10b code
- Low power dissipation –
   700 mW per chip, typical
- 28-pin surface-mount package

ESCON and ESA/390 are trademarks of International Business Machines

The ENDECs (GA9103, GA9104) interface to TriQuint's GA9101 and GA9102 Transmitter and Receiver and to either the device link protocol controller or the fabric.

The Transmitter/Receiver chips, GA9101 and GA9102, are designed using TriQuint's proprietary 0.7 micron One-Up™GaAs process, and interface either directly to the


electrical medium or to the fiber-optic interface. The chips implement parallel-to-serial conversion, bit clock generation, receive clock/data recovery, and serial-to-parallel conversion.

Along with a fiber-optic module, the Fiber Channel chip set will provide

complete FC-0 and FC-1 solutions for a Fiber Channel data link

In addition to ESCON and Fiber Channel applications, the GA9101 and GA9102 can also be used for serial SCSI, point-to-point serial communication, ATM networks and other network applications.

#### GA9101 - Transmitter



#### Functional Description – GA9101 Transmitter

The XMT PLL block synthesizes the reference bit clock, XBITCLK, which is derived from the transmit clock input, TXCLK. The frequency of TXCLK is 19.44, 20.00, or 26.5625 MHz, which is multiplied by 10 through an internal Phase-Locked Loop to obtain an XBITCLK of 194.4, 200.0, or 265.625 MHz, respectively. The XBITCLK is used to provide the bit timing to the transmit path.

The INPUT REGISTER loads the 10-bitwide input data, BTXD0..9 from the ENDEC on the positive edge of TXCLK. It sends out the data to the PARALLEL-TO-SERIAL block. The XMTLD signal strobes in the 10-bit-wide data into the PARALLEL-TO-SERIAL CONVERTER functional block. This data is then serialized using the XBITCLK from the PLL block. During serialization, the most significant bit, BTXD9, is transmitted first, followed by BTXD8...BTXD0. The serial data is sent out using the differential PECL driver. The transmit output is selected by the LOOPEN input signal as shown in the table. The unselected differential outputs are forced to a logic LOW state.

The SIG and SIGN differential PECL signals originate from the optical receiver and, when active, indicate the presence of input optical signals. SIGDET is an active-HIGH TTL signal


derived from SIG and SIGN, through the PECL-to-TTL TRANSLATOR

As required by the Fiber Channel standard, the GA9101/GA9102 provide a Loopback mode for a system test at speed. When LOOPEN = 1, the TLX and TLY outputs of the GA9101 are enabled and are transmitted to the RLX and RLY inputs of the local receiver. In the normal mode (LOOPEN = 0), the TX and TY outputs of the transmitter are enabled.

#### Transmit Output Selection Table

LC		6.0000 0.0000000000 <b>*</b> *	x Output
000000000000000000000000000000000000000	0	000000000000000000000000000000000000000	14, 11
	1	7	LX, TLY

#### GA9102 - Receiver



#### Functional Description – GA9102 Receiver

The MUX block receives its inputs from the RX, RY differential inputs and the looped transmit outputs connected to RLX and RLY. Its output goes to the CLOCK/DATA RECOVERY block. The MUX output is selected by the LOOPEN pin as outlined in the Selection Table below.

# Clock Recovery Input Selection Table

L	Contract Con	MUX O	ıtput
	0	RX, R	γ
	1	RLX, R	LY

The CLOCK/DATA RECOVERY (CDR) circuit recovers the clock information from the input data, at the serial transmission rate of 194.4, 200.0, or 265.625 Megabaud. The CDR block uses the REFCLK to aid in frequency acquisition of the recovered clock, called CLOCK, which is then used to retime the data, removing any jitter components. If REFCLK is present, the initial receiver bit-synchronization time to valid incoming

data is less than 200 microseconds. The receiver is guaranteed to have valid outputs 1 ms after valid REFCLK and serial data are applied. Once synchronized, if a phase discontinuity occurs in the incoming data, the receiver resynchronizes in less than 2500 bit times, (with 95% probability). The recovered data is converted to a 10-bit data word by the SERIAL-TO-PARALLEL CONVERTER (SPC) logic. The CLOCK signal is used by the SPC and the RX CLOCK GENERATE blocks to provide the necessary bit timing.


The SERIAL-TO-PARALLEL CONVERTER block does the serial-to-parallel conversion. The parallel conversion is to 10 bits, which corresponds to the undecoded byte output of the 8b/10b coding scheme. The output of this block is sent to the OUTPUT REGISTER. The SPC also generates the SYNC signal upon receipt of a K28.5 byte, (001111 1010 or 110000 0101), provided the SYNCEN pin is HIGH. The SYNC signal is always LOW if SYNCEN is inactive. When the SYNCEN signal is LOW, the device retains the previous alignment for the incoming K28.5 byte. The SYNCEN signal is useful when

the host decides to disable byte alignment to the incoming K28.5. Using this pin, the host may decide to align only under certain circumstances, such as power up or loss of word synchronization (see the GA9103 ENDEC data sheet). The SYNCEN pin can also be of use in non-Fiber Channel applications where byte alignment to a different pattern may be done by the interfacing logic.


The RX CLOCK GENERATE block is used to generate the Receive Byte Clock, RXCLK. RXCLK is 19.44, 20.00, or 26.5625 MHz, corresponding to the serial baud rate of 194.4, 200.0, or 265.625 Megabaud, respectively. The RXCLK is realigned synchronous to the SYNC signal from the SERIAL-TO-PARALLEL CONVERTER. On power up, the RXCLK provides arbitrary alignment for the incoming data until the arrival of the first K28.5 byte while SYNCEN is HIGH.

The OUTPUT REGISTER takes in the 10-bit-wide output from the SERIAL-TO-PARALLEL CONVERTER block and generates output data BRXD0..9. BRXD0..9 interfaces to the ENDEC chip and can be strobed on the negative edge of RXCLK. The received bit sequence within each 10 bits of serial data is BRXD9...

#### System Block Diagram - Fiber Channel



#### System Block Diagram - ESCON/ATM



#### **Guide to Specifications**

A substantial number of specifications define the operation of the ESCON/Fiber Channel Transmitter/Receiver. They have been segmented for quick reference:

#### Conditions

- Absolute maximum ratings
- · Operating conditions
- · Test conditions

#### DC Specifications (Receiver)

- · TTL-level pins
- PECL-level pins

#### DC Specifications (Transmitter)

- TTL-level pins
- · PECL-level pins

#### AC Specifications (Receiver)

- Bus timing
- · Serial interface timing

#### AC Specifications (Transmitter)

- Bus timing
- · Serial interface timing

#### Absolute Maximum Ratings

Exceeding the absolute maximum ratings may damage the device.


5	tora	ge I	em,	ger,	atu	m								65	°C	to	+1	50	°C			
· (	252	ten	e e	atı	re									55	°C	to	+1	25	°C			
• \$	upp	y v	ilta	98	to g	rei	101	ı						-0.	5 \	'to	+1	7.0	٧		: ::::::::::::::::::::::::::::::::::::	
ı	E la	put	vol	40	9								0.	s۷	to	(V	CC	+(	).5	V)		
1	C li	put	CUI	180	t									30	m	4 tı	)+	51	nΑ			

#### **Operating Conditions**


Proper functionality is guaranteed under these conditions:

ě	S	q	•			į		ı	į	Ų		1	١		ı	ř																									•	ì	ď		ŧ	1	j	ò	6										
Ì	t	Ò	ġ	į	į	•	į	t	ì	Ì	į	ŝ	į	ij	į	¢	ŧ	1	K	þ	ø	ì	•																			C	ŀ	7	1	ľ	9	C											


#### TTL Test Load. RXCLK



#### TTL Test Load, All Other TLL Outputs



#### PECL Test Load



#### Capacitance\*

Symbol	Description	n	Test Condition	s Min.	Тур. Мах.	Unit
C <sub>IN</sub>	Input capacitar		/ <sub>IN</sub> = 2.0 V at f = 1 I		6	рF
Cour	Output capacita	nce V	<sub>ОИЛ</sub> = 2.0 V at f = 1	MHz	9	ρF

<sup>\*</sup>Note: These parameters are not 100% tested, but are periodically sampled.

# DC Characteristics (Over operating range unless otherwise specified.) GA9101 Transmitter TTL Signals (BTXDD..9, TXCLK, SIGDET, LOOPEN)

					Limits1		
Symbol	Description	Tesi	Conditions	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min	$I_{OH} = -1.6 \text{ mA}$ $V_{IN}^2 = V_{IH} \text{ or } V_{IL}$	2.4	3.7		٧
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min V <sub>IN</sub> 2 = V <sub>IH</sub> or '	l <sub>OL</sub> ⊭4 mA V <sub>IL</sub>		0.2	0.5	ν
lsc <sup>4</sup>	Output short-circuit current	V <sub>CC</sub> = Max	$V_{OUT} = 0.5 V$	-15		-100	mA
I <sub>IL</sub>	Input LOW current	V <sub>CC</sub> = Max	V <sub>IN</sub> = 0.40 V			- 400	μA
l <sub>BH</sub>	Input HIGH current	V <sub>CC</sub> = Max	V <sub>IN</sub> = 2.7 V			25	μA
h	Input HIGH current	V <sub>CC</sub> = Max	V <sub>IN</sub> = 5.5 V		a se Guna e da v Gala e se se a c	1	mA
V <sub>H</sub> 3	Input HIGH level	Guaranteed in voltage for all	put logical HIGH inputs	2.0			V
V <sub>L</sub> 3	Input LOW level	Guaranteed in vottage for all	put logical LOW inputs			0.8	٧
Vi	Input clamp voltage	V <sub>CC</sub> = Min	I <sub>IN</sub> = -18 mA			-12	V
lcc	Power supply current	V <sub>CC</sub> = Max			115	160	mA

#### GA9101 Transmitter PECL Signals (TX, TY, TLX, TLY, SIG, SIGN)

3-35 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3				Limits <sup>1</sup>	
Symbol	Description	Test Conditions	Min.	Тур. Мах.	Unit
Vон	Output HIGH voltage	V <sub>CC</sub> = Min PECL load	V <sub>CC</sub> - 1.025	V <sub>CC</sub> - 0.50	٧
VOL	Output LOW voltage	V <sub>CC</sub> = Min PECL load	V <sub>CC</sub> - 2.00	V <sub>CC</sub> - 1.62	V
V <sub>CMO</sub>	Output common mode voltage		V <sub>CC</sub> - 1.60	V <sub>CC</sub> -1.20	V
ΔV <sub>OUT</sub>	Output differential voltage		0.75	1.2	V
臫	Input LOW current	V <sub>CC</sub> = Max V <sub>IN</sub> =2.4V	0.5		μA
he	Input HIGH current	$V_{CC} = Max$ $V_{IN} = V_{CC} - 0.5 \text{ OV}$		250	μA
VIHS	Highest Input HIGH voltage	V <sub>CC</sub> = Min		V <sub>CC</sub> - 0.50	٧
Vils	Lowest Input LOW voltage	V <sub>CC</sub> = Max	2.4		V
V <sub>DIF</sub>	Differential Input voltage	V <sub>CC</sub> = Min	0.4	12	V
Vicm	Input Common Mode voltage	V <sub>CC</sub> = Min	2.8	V <sub>CC</sub> - 0.70	٧

Notes: 1. Typical limits are:  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^{\circ} \text{ C}$ .

<sup>2.</sup> The TTL inputs could be HIGH or LOW.

<sup>3.</sup> These are absolute values with respect to device ground.

<sup>4.</sup> No more than one output should be tested at a time. Duration of the short circuit should not exceed one second.

# DC Characteristics (Over operating range unless otherwise specified.) GA9102 Receiver TTL Signals (BRXDD...9, RXCLK, SYNC, REFCLK, LOOPEN)

						Limits1		
ymbol	Description	Test Con	ditions		Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min	Юн	=-1.6 mA	2.4	3.7		γ
		$V_{IN}^2 = V_{IH} \text{ or } V_{IL}$		$= -3.2  \text{mA}^3$				
VOL	Output LOW voltage	V <sub>CC</sub> = Min	loL	= 4 mA		0.2	0.5	٧
		$V_{IN}^2 = V_{IH} \text{ or } V_{IL}$		= 8 mA <sup>3</sup>				
lsc <sup>5</sup>	Output short-circuit current	V <sub>CC</sub> = Max	Vout	= 0.5V	-15		-120	mА
l <sub>k</sub>	Input LOW current	V <sub>CC</sub> = Max	VIN	= 0.40 V			-400	Αu
l <sub>H</sub>	Input HIGH current	V <sub>CC</sub> = Max	VIN	=2.7 V	34 15 M W		25	μA
l <sub>i</sub>	Input HIGH current	V <sub>CC</sub> = Max	VIN	= 5.5 V			1	mA
V <sub>H</sub> ⁴	Input HIGH level	Guaranteed input I	ogical l	HIGH	2.0			٧
		voltage for all inpu	ts					
V <sub>L</sub> 4	Input LOW level	Guaranteed input I	ogical l	LOW			0.8	V
		voltage for all inpu	ts					
V <sub>I</sub>	Input clamp voltage	V <sub>CC</sub> = Min	IIN	=-18 mA			-1.2	V
lcc	Power supply current	V <sub>CC</sub> = Max				150	180	mA

#### GA9102 Receiver PECL Signals (RX, RY, RLX, RLY)

Symbol	Description	Limits <sup>1</sup> Test Conditions Min. Typ Max Unit
- <i>y</i>	Input LOW current	Test Conditions Min. Typ. Max. Unit  V <sub>CC</sub> = Max V <sub>IN</sub> = 2.4 V 0.5 µA
l <sub>lit</sub>	Input HIGH current	$V_{CC} = Max$ $V_{IN} = V_{CC} - 0.50 \text{ V}$ 250 $\mu$ A
ViHS Vits	Highest Input HIGH voltage Lowest Input LOW voltage	V <sub>CC</sub> = Max V <sub>CC</sub> - 0.50 V V <sub>CC</sub> = Min 2.4 V
vils V <sub>DIF</sub>	Differential input voltage	V <sub>CC</sub> = Min 2.4 V V <sub>CC</sub> = Min 0.4 1.2 V
Vicm	Input common mode voltage	V <sub>CC</sub> = Min 2.8 V <sub>CC</sub> - 0.7 V

Notes: 1. Typical limits are:  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^{\circ} C$ .

- 2. The TTL inputs could be HIGH or LOW.
- 3. The RXCLK signal has an 8 mA  $I_{OL}$ . All other outputs have a 4 mA  $I_{OL}$
- 4. These are absolute values with respect to device ground.
- 5. No more than one output should be tested at a time. Duration of the short circuit should not exceed one second.

#### AC Specifications - GA9101 Transmitter


Parameter	Description	Min. Typ.	Max. Units
T <sub>1</sub>	BTXD0.9 Setup Time	250	ns
T <sub>2</sub>	BTXD0.9 Hold Time	2.50	пѕ
T <sub>3</sub>	TXCLK Pulse Width HIGH	15.00	ns -
14	TXCLK Pulse Width LOW	15.00	ns
T <sub>5</sub> 1	TXCLK Period (T)	37.30	52.00 ns
T <sub>6</sub>	TX, TY, TLX, TLY Rise Time	250	750 ps
T <sub>7</sub>	TX, TY, TLX, TLY Fall Time	250	750 ps
T <sub>8</sub>	TX - TY or TLX - TLY Skew		60 ps
Tg <sup>2</sup>	TX , TY or TLX , TLY Output Jitter — Deterministic Jitter (D.	J)	60 ps
	- Random Jitter (RJ)		275 ps
T <sub>10</sub>	Propagation Delay SIG, SIGN to SIGDET		20 ns

Notes: 1. TXCLK period =  $(10/baud\ rate)\pm0.01\%$ , where baud\ rate is 194.4, 200.0, or 265.625 Megabaud.


2. These numbers are measured single-ended, using the High Gain Method @ 25 MHz. Please see Application Note C-7 on Jitter for more details.

3. The jitter numbers are for a BER of 10-12.


#### Bus Timing - GA9101 Transmitter



Serial Output Timing - GA9101



Serial Output Timing - GA9101




#### AC Specifications - GA9102 Receiver

Parameter	Description	Mia. Typ.	Max.	Units
T <sub>21</sub>	REFCLK Pulse width LOW	15.00		ПS
T <sub>22</sub>	REFCLK Pulse width HIGH	15.00		ns
T <sub>23</sub> 1	REFCLK Period	37.30	52.00	ns
T <sub>24</sub>	BRXD0.9 Valid to RXCLK ¥	T <sub>28</sub> /5		ns
T <sub>25</sub>	BRXD0.9 Time from RXCLK †	2.00		ns
T <sub>26</sub>	RXCLK Pulse width HIGH	(T <sub>28</sub> /2) -2.50		ns
T <sub>27</sub>	RXCLK Pulse width LOW	(T <sub>28</sub> /2) -2.50		ns
T <sub>28</sub> 1	RXCLK Period	37. <b>3</b> 0	52.00	ns
T <sub>29</sub>	SYNC Valid to RXCLK. ¥	T <sub>28</sub> /5		ns
T <sub>30</sub>	SYNC Time from RXCLK †	2.00		ns
T <sub>31</sub> 2	RX, RY, RLX, RLY Rise time		1.50	AS
T32 <sup>2</sup>	RX, RY, RLX, RLY Fall time		1.50	ns
T <sub>33</sub>	RX - RY or RLX - RLY Skew		0.60	ns
T <sub>34</sub>	RX, RY, RLX, RLY Peak-to-peak input jitter <sup>3</sup>	0.07 <b>¥</b> T <sub>28</sub>		ns

Notes: 1. REFCLK and RXCLK period = (10/baud rate) ±0.01%, where baud rate is 194.4, 200.0, or 265.625 Megabaud.

#### Bus Timing - GA9102 Receiver




#### Synchronization Times

Description	Min. Typ. Ma	x. Units
Power Up or application of REFCLK	1	ms
Application of valid data	20	2μ 0
Resynchronization after phase shift on dat	i 250	10 bit time

<sup>2.</sup> Measured at V<sub>DIFF</sub> = 0.4 V.


<sup>3.</sup> The jitter numbers are for a BER of 10 12.

#### Serial Input Timing - GA9102



#### Pinouts for GA9101 and GA9102

The pinouts for the Transmitter and Receiver have been selected for easy interface to the ENDEC and the optics.




#### Pin Definitions GA9101


Symbol	Pin #	1/0	Qty.	Logic Level	Active	Description
TX, TY	13, 14	OUTPUT	2	PECL	NRZ	Differential Serial Data Output
TLX, TLY	16, 17	OUTPUT	2	PECL	NRZ	Diff. Serial Data Output, Leopback
SIGN, SIG	9, 10	input	2	PECL	HIGH	Optical Signal Present
BTXD0.9	7, 6, 3-1, 28, 27, 24-22	INPUT	10	ΠL	HIGH	Transmit Data Input
TXCLK	21	INPUT	1	ΠL	HIGH	Transmit Clock
LOOPEN .	20	INPUT	1	TTL	HIGH	Enable Loopback
SIGDET	8	OUTPUT	1	TTL	HIGH	Signal Detected
VCC	5, 19, 26	INPUT	3	N/A	N/A	+5 Volt Supply
GND	4, 11, 12, 15, 18, 25	INPUT	6	N/A	N/A	Ground

#### Pin Definitions GA9102


Symbol	Pin#	1/0	Qiy.	Logic Level	Active	Description
RX, RY	17, 16	INPUT	2	PECL	NRZ	Differential Serial Data Input
RLX, RLY	14, 13	INPUT	2	PECL	NRZ	Diff, Serial Data Input, Loopback
BRXD09	7, 6, 3-1, 28,	OUTPUT	10	TTL	HIGH	Receive Output Data
	27, 24-22					
RXCLK	8	OUTPUT	1	ΠL	HIGH	Receive Clock
SYNC	21	OUTPUT	1	ΠL	HIGH	Receive Byte Sync
Loopen	10	INPUT	1	TTL	HIGH	Enable Loopback
refolk	9	INPUT	1	TTL	HIGH	Oscillator Clock (19.44, 20.00, 26.5625 MHz)
Syncen	20	INPUT	1	TTL	HIGH	Align to K28.5
VCC	5, 19, 26	INPUT	3	N/A	N/A	+5 Volt Supply
GND	4, 11, 12,	INPUT	6	N/A	N/A	Ground
	15, 18, 25					


#### 28-Pin CLCC J-leaded Package





#### 28-Pin MQuad J-leaded Package





#### Ordering Information

For Fiber Channel applications, order the chip set as FC-265.

## FC-265

GA9101 - 2CC - Transmitter GA9102 - 2CC - Receiver

GA9103 - 2CC - ENDEC

For ESCON/ATM applications, order the chip set as FC-200.

### FC-200

GA9101 - 2CC - Transmitter

GA9102 - 2CC - Receiver

GA9104 - 2CC - ENDEC





# Section 6 - Packaging

Thermal Resistance Information	6-3
Device Markings	6-3
Package Outlines	6-4



## Thermal Resistance Information

#### **Power Dissipation Calculations**

The maximum power dissipation that an IC can tolerate is determined by the thermal impedance characteristics of the package. The equation to find the allowable power dissipation at a given ambient operating temperature is:

$$P_D = (T_A - T_A) / \Theta J_A$$
, where:

P<sub>D</sub> = power dissipation at ambient operating temperature

T<sub>J</sub> = maximum junction operating temperature (150°C is typically used)

 $T_{\Delta}$  = maximum ambient operating temperature (free air)


 $\Theta J_A = \text{typical thermal resistance of junction to ambient (°C/W)}$ 

#### Packaging Notes

Unless otherwise indicated, all thermal impedances listed are typical range values or values in still air for the package only. These impedances will vary when additional heat sinking capability is provided through PCB solder attachment or air flow.

## **Device Markings**


TriQuint's Standard Device Markings



# Package Outlines


68-Pin J-Lead (CLCC) Package


Packaging for: GA9011, GA9012 ( $\theta J_A = 25^{\circ}$  C/Watt)



#### 28-Pin J-Lead CerQuad Package


Packaging for: GA9101, GA9102 ( $\Theta J_A = 60^{\circ} \text{C/Watt}$ )






#### 28-Pin J-Lead MQuad Package


#### Packaging for: GA9101, GA9102 ( $\Theta J_A = 42^{\circ}$ C/Watt)






#### 68-Pin PLCC Package

#### Packaging for: GA9103, GA9104 ( $\theta J_A = 47^{\circ}$ C/Watt)



132-Pin Leaded Ceramic Chip Carrier

Packaging for: T08016 (Heat sink required,  $\theta J_C = 8^{\circ}$  C/Watt)



CHIP CAPACITOR, 4 PLACES

DEVICE

SEATING PLANE
.064

(SECTION A-A)

(BOTTOM VIEW)

196-Pin Leaded Ceramic Chip Carrier

Packaging for: T08032 (Heat sink required,  $\Theta J_C = \mathcal{E}$  C/Watt)

