

### TTL Floating Point Chip Set

#### ■ FEATURES

- Complete floating point and integer processor chip set supports the ANSI/IEEE STD. 754 and DEC® (F&G) formats.
- Four data formats
   64-bit floating point
   32-bit floating point
   64-bit integer (fixed point)
   32-bit integer (fixed point)
- Flowthrough architecture
   14 MFLOPS double precision multiply data rate
   33 MFLOPS double precision ALU data rate
   67 MIPS integer data rate
- Complete instruction set
   Floating point instructions include:

   Multiply, divide, square root, add, subtract, absolute value, negate, min/max, compare


   Integer instructions include:

   Multiply, add, subtract, boolean functions, shift and rotate

   Conversion operations to/from all supported formats
- Three port architecture
- Parity generation and checking on all ports
- Fast or wrapped underflow and overflow in IEEE mode
- Input and output latches independently configurable as edgetriggered registers (FALU)
- Output latch configurable as edge-triggered register (FMPY)
- Synchronous and asynchronous output enables for status flags and output ports
- TTL compatible interface
- 169-lead pin-grid-array package

#### DESCRIPTION

The B2110 floating point multiplier (FMPY) and B2120 floating point arithmetic logic unit (FALU) provide very high performance floating point and integer operations. Because they are fabricated with BIT's high performance VLSI process, the multiple pipeline stages normally associated with floating point processors have been eliminated. This architecture allows higher performance than can be attained with heavily pipelined floating point units, simplifying microcode and compiler code generation, system timing and control hardware. All floating point operations can be either single or double precision and are fully compatible with the IEEE standard 754 or DEC F and G formats. The floating point instruction set includes add, subtract, multiply, and conversion operations. In addition, floating point divide, square-root, minimum, maximum, and compare instructions are provided. All four IEEE rounding modes are supported.



The floating point chip set also has a large repertoire of 32- and 64-bit integer functions. A 64-bit integer ALU and barrel shifter provide very high performance for both 32- and 64-bit integer operations. Functions include add and subtract (with and without carry/borrow), negate, absolute value, all 16 boolean functions, rotate, logical shift, arithmetic shift, (32-bit) bit reverse, and rotate two concatenated 32-bit operands. Shifts and rotates use an internal register to define shift distance.

The three port architecture of the FMPY and FALU provides maximum performance. The 72-bit transparent latches at the input ports and the 64-bit latch at the output port of the FALU can be configured as edge triggered registers. The FMPY provides 72-bit edge-triggered registers at the input ports and a 64-bit transparent latch or edge-triggered register on the output port. Individual clock enables are provided for both input registers/latches and the output register/latch. The output port can also be used as an input port to allow intermediate results to be passed between the FMPY and FALU. Thirteen status flags are provided (interrupt, negative, zero, overflow, underflow, invalid operation, inexact result, rounded up, not-a-number, denormalized input, divide by 0, carry and parity error).

Output enables can be either synchronous, asynchronous or both. The synchronous output enable option helps reduce bus conflicts.

Byte parity on each port is provided for increased system reliability.



#### SIGNAL SUMMARY

Data Inputs Bidirectional	X[310], XP[30], Y[310], YP[30] T[310], TP[30]	72 36
Control Instruction Flags	I(70) INT, PE, N, RND ZR, OV, UF, INX	8 12
	INV, NaN, DEN DIVZ (FMPY only), CRY (FALU only).	
Mode Select	R/L1 (FALU only), R/L2 RESET	3
Multiplexer Select	XSEL YSEL (FALU only)	1
Clock Enables Output Enables	ZEN, XEN, YEN TOEN, FOEN TSOEN, FSOEN	3 2 2
Clocks	CK1, CK2, MSWSEL, MSWEN	4
Power Logic +5.0V Output +5.0V Logic GND Output GND	VCC1 VCC2 GND1 GND2	8 5 7 5
Total		169

INX	Inexact flag; asserted whenever the result of a
	computation is not infinitely precise.

Invalid operation flag; asserted whenever an operand is invalid for the operation to be

performed.

NaN Not a number flag; asserted whenever operands or the result of a computation has no numerical significance (IEEE), or a reserved operand (DEC).

> The RND pin outputs the rounded up flag. Asserted when the magnitude of the infinitely precise result is less than the magnitude of the returned result. This pin is not affected by output

enables.

Denormalized flag; asserted whenever one of the

input operands is a denormalized number.

Divide by zero flag; asserted when a finite DIVZ (FMPY) non-zero number is divided by zero.

> Carry flag; asserted during integer arithmetic operations whenever there is a carry out of the most significant result bit. For shift and rotate operations, set equal to the last bit shifted out.

> > Active low enable for CK1 at YA. Opcode

Register/Latch mode select for input. Configures input register XA, YA, and INSTR as transparent latches when low, positive edge triggered registers when high (FALU only). Must be tied

■ SIGN	IAL DESCRIPTION		high on the FMPY.
X[310] XP[30] Y[310] YP[30] T[310] TP[30]	32-bit X input port Byte parity bits corresponding to the X input port 32-bit Y input port Byte parity bits corresponding to the Y input port 32-bit T bidirectional port Byte parity bits corresponding to the T bidirection-	R/L2	Register/Latch mode select for output. Configures the Z register as a transparent latch when low and configures the control and status registers to load new data on the falling edge of CK2. Configures the Z, control and status registers as positive edge triggered registers when high.
CONTRO	al port  L  8-bit instruction port. Determines the instruction	RESET	Hardware reset. Asynchronously resets the mode, interrupt mask, flag and SC registers when asserted high.
INT	executed by the floating point chip set.  Interrupt flag; asserted if the appropriate bits are enabled in the interrupt enable register and the	XSEL	Input multiplexer select for register XA. Selects the X port when low. Selects the T port when high.
PE	corresponding condition is true.  Parity flag; asserted whenever a byte parity error is detected by on-chip circuitry at ports X, Y, or T.	YSEL	Input multiplexer for operand port Y. Selects the Y port when low. Selects the Z result when high (FALU only). Clocked same as I0-7.
N	Negative flag; asserted whenever a computation produces a result which has its most significant bit	XEN	Active low enable for CK1 at XA. Opcode register/latch is enabled if either XEN or YEN is

INV

RND

DEN

R/L1

CRY (FALU)

YEN Zero flag; asserted whenever a computation

Underflow flag; this bit is set if the result of an

operation is less than the minimum representable normalized number in the chosen format.

register/latch is enabled if either XEN or YEN is produces a result equal to zero. true.

Overflow flag; this bit is set if the result of an ZEN

Active low enable for CK2 (the clock is always operation is larger than the maximum enabled for TSOEN and FSOEN). representable normalized number in the chosen

format.

ΖR

OV

UF

set.

#### ■ SIGNAL DESCRIPTION (cont'd)

#### **OUTPUT ENABLES**

TOEN Active low output enable for the three-state T out-

put port.

FOEN Active low output enable for the three-state flag

port.

TSOEN Synchronous active low output enable for the

three-state T output port.

FSOEN Synchronous active low output enable for the

three-state flag port.

**CLOCKS** 

CK1 Input clock for the X and Y ports, the instruction

port, and YSEL. In register mode, data is clocked on the rising edge of the clock. In latch mode, the latches are transparent when the clock is low.

CK2 Output clock for computation results, flags, and in-

ternal register writes. In register mode data is clocked on the rising edge of the clock. In latch mode, the latches are transparent when the clock

is high.

MSWSEL Multiplexer clock for output port T and clock for

latch XC. Selects the most significant word of the T port and opens latch XC when high. For single precision operations, the 32-bit result in register Z will be selected, regardless of the state of

MSWSEL.

MSWEN Clock which opens the input demultiplexing latch

on X and Y ports. Latches are transparent when

high.

**POWER** 

VCC1 Positive supply voltage to internal logic circuitry.


VCC2 Positive supply voltage to output circuitry.

GND1 Negative supply voltage to internal logic circuitry.

GND2 Negative supply voltage to output circuitry.



#### ■ BLOCK DIAGRAM



## B2110/B2120

#### **■ INSTRUCTION S ET**

The B2110/B2120 instruction set supports numeric intensive, bit manipulation and general purpose computing applications.

The instruction operation codes of the FMPY and FALU were encoded to allow the same 8-bit instruction stream (I0-7) to be sent to each device.

The FMPY performs four types of operations: multiply, divide, square root, and pass operand. The FALU performs all other operations.

Three instructions are provided to perform sum of product operations (MAC/DMAC, MACS/DMACS, SMAC/DSMAC) where the same instruction opcode is interpreted by the FMPY as a multiply and the FALU as an add or subtract.

#### **FLAGS**

The following rules apply toward the flag charts in the instruction description section.

An overflow condition will return infinity (or DEC reserved operand) if the wrapped overflow mode is reset. An overflow condition will return a wrapped number if the wrapped overflow mode is set, independent of the wrapped underflow mode.

If the wrapped underflow mode is reset, both the FMPY and FALU treat denormalized inputs as exact zeros. If the wrapped underflow mode is set, the FALU handles denormalized inputs directly, whereas the FMPY treats them as inexact zeros.

The following sections have been included:

- Instruction symbols
- Instruction set description

#### ■ INSTRUCTION SYMBOLS

SYMBOL	DEFINITION
CRY	Carry
DEN	Denormalized number
DIVZ	Divide by 0
DP	64 bit floating point number
DX	Denormalized input X
DY	Denormalized input Y
E	Smallest magnitude normalized number
FALU	Floating point arithmetic logic unit
FMPY	Floating point multiplier
INF	Infinity
INV	Invalid
INX	Inexact
L	Long integer - 64 bits
M	Largest magnitude normalized number
N	Negative
n	User determined binary number
N/A	Not applicable
NaN	Not a number
NORM	Normalized number
OV	Overflow
Q	Quiet NaN
R	DEC reserved operand
RND	Rounded up
S	Signaling NaN
sb	Sticky bit
SP	32 bit floating point number
UF	Underflow
WRP	Wrapped number
ZR	Zero
√	Square root
/	Divide
•	Multiply
*	Indicates status flags are affected
I	Concatenation
i ı	Absolute value ·
[,]	Items within braces are alternative items, one of them
	must be used



### INSTRUCTION SET DESCRIPTION

									FL	TAC	NG POINT ARITHMI	ETIC	INST	RUC	TION	S								
MNEMONIC	, OP	C(   <sub>6</sub>	)D I <sub>5</sub>	E I.	l <sub>3</sub>	l <sub>2</sub>	ŧ,	l <sub>o</sub>	FUN	СТІС		FLAG	IS AI	FEC	TED									
DIV DDIV	0	0	0 0	0	0	0	0	0		XY XY		N/A CRY	DIVZ	DY	DX DX	NaN	* RND	NX •	INV	ÜF	O.	ŽR	N	

Description: Floating Point Division.

Comments: In the tables below, the first entry represents the flag that is set, the second represents the returned result.

#### IEEE-WRAPPED UNDERFLOW MODE

#### X OPERAND

Υ		0	DEN	NORM	INF	a	S
0	0	INV, NaN/Q	DIVZ/INF	DIVZ/INF	INF	NAN/Q	INV, NaN/Q
Ρ	DEN	ZR/0	INV, NaN/Q	INX, DIVZ/INF	INF	NAN/Q	INV, NaN/Q
E R A	NORM	ZR/0	INX, ZR/0	OV/[WRP, INF, M] NORM UF/WRP	INF	NAN/Q	INV, NaN/Q
N	INF	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NaN/Q	INV, NaN/Q
U	Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
	S	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

#### DEC MODE

X OPERANI	)		
Υ	0	NORM	R
0 0	INV/R	DIVZ/R	INV/R
Р		OV/R	
E NORM	ZR/0	NORM	INV/R
R		UF,ZR/0	
A R	INV/R	INV/R	INV/R
N L			

#### IEEE-WRAPPED UNDERFLOW MODE DISABLED

#### X OPERAND

Υ		0	DEN	NORM	INF	Q	S
0	0	INV, NaN/Q	INV, NaN/Q	DIVZ/INF	INF	NAN/Q	INV, NaN/Q
Р	DEN	INV, NaN/Q	INV, NaN/Q	DIVZ/INF	INF	NAN/Q	INV, NaN/Q
E R A	NORM	ZR/0	ZR/0	OV/[WRP, INF, M] NORM UF [,ZR]/[0,E]	INF	NAN/Q	INV, NaN/Q
N	INF	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NaN/Q	INV, NaN/Q
U	a	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
	S	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

SQRTX	0 0 0 0 0 0 1 0	$\sqrt{\mathbf{x}}$	N/A	0	0	*	T *	*	*	*	0	0	*	Г
DSQRTX	00000011	DP: √X	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	UF	OV	ZR	

**Description:** Floating Point Square Root. The square root of operand X is returned.

Comments: The Y operand should not be changed during square root instructions. In the tables below, the first entry represents the flag that is set, the second represents the result

returned to Z

#### IEEE-WRAPPED UNDERFLOW MODE

X OPERAND	Z RESULT
S	INV, NaN/Q
Q	NaN/Q
-INF	INV, NaN/Q
-NORM	INV, NaN/Q
-DEN	INV, NaN/Q
-0	ZR/-0
+0	ZR/+0
+DEN	INX, ZR/0
+NORM	+NORM
+INF	+INF

IEEE-WRAPPED UNDERFLOW MODE DISABLED

X OPERAND	Z RESULT
S	INV, NaN/Q
Q	NaN/Q
-INF	INV, NaN/Q
-NORM	INV, NaN/Q
-DEN	ZR/-0
-0	ZR/-0
+0	ZR/+0
+DEN	ZR/+0
+NORM	+NORM
+INF	+INF

DEC MODE

X OPERAND	Z RESULT
R	INV/R
+0	ZR/0
+NORM	+NORM
-NORM	INV/R

## B2110/B2120

,								LOATING POINT ARITHM	ETIC INS	TRUC	TION	IS (c	ont'e	I)						
MNEMONIC	OP I <sub>7</sub>	CO I <sub>e</sub>	DE 5 I	, I	, l <sub>2</sub>	1,	l <sub>o</sub>	FUNCTION	FLAG	S AF	FECT	ED								
MULTWX	0 (	0 (	) (	0	1	0	0	WRAPPED X•Y	N/A	0	*	, t	<b>*</b>	*	*			0	•	T *
DMULTWX	0 (	0 (	) (	0	1	0	1	DP: WRAPPED X•Y	CRY	DIVZ	DY	DX	NaN	RND	NX	INV	UF	OV	ZR	N
		_				-	^	V MOADDED V												
MULTWY	0 (	0 (	) (	) U	- 1	1	U	X • WRAPPED Y												

Description: Comments: Floating Point Multiplication. The wrapped operand is multiplied by  $[X,\,Y].$ 

The chip must have IEEE Underflow mode set to one, or underflows (wrapped outputs) will be set to zero. The wrapped multiply instructions assume that one of their operands is a wrapped underflow. They do not work on wrapped overflows.

The result of WRAPPED X • WRAPPED Y is always too small to make a denormalized number, thus the result always underflows and no instruction is provided.

The denormalized number flag will not be set if the wrapped number looks like a denormalized number.

If the result is too small to return as a wrapped number, then the underflow and zero flags are raised, and inexact zero is returned.

In the tables below, the first entry represents the flag that is set, the second represents the returned result. If the actual result is  $\geq 2$ , the B2110 returns zero and raises the UF flag.

#### IEEE-WRAPPED UNDERFLOW MODE

#### IEEE-WRAPPED UNDERFLOW MODE DISABLED

UNWRAPPED OPERAND	Z RESULT
0	ZR/0
DEN	INX, ZR/0
	NORM
NORM	UF/WRP
	ZR, UF/01
INF	INF
Q	NaN/Q
S	INV, NaN/Q

UNWRAPPED OPERAND	Z RESULT
0	ZR/0
DEN	ZR/0
	NORM
NORM	ZR [,UF]/[0,E]
NF .	INF
Q	NaN/Q
S	INV, NaN/Q

Note 1: Double underflow—the result is too small to return a wrapped result.

MULT	0	0	0	0	1	0	0	0	X•Y
DMULT	0	0	0	0	1	0	0	1	DP: X•Y
MULTAY	0	0	0	0	1	0	1	0	X •  Y
DMULTAY	0	0	0	0	1	0	1	1	DP: X •  Y
MULTAX	0	0	0	0	1	1	0	0	X  • Y
DMULTAX	0	0	0	0	1	1	0	1	DP:  X •Y
MULTA	0	0	0	0	1	1	1	0	X•Y
DMULTA	0	0	0	0	1	1	1	1	DP:  X•Y

Description: Floating Point Multi

Floating Point Multiplication. [|X|, |Y|] represents the absolute value of [X, Y];  $|X \cdot Y|$  is the absolute value of the result.

In the tables below, the first entry represents the flag that is set, the second represents the returned result.

#### IEEE-WRAPPED UNDERFLOW MODE

DEC MODE

	0	DEN	NORM	INF	Q	S
0	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NAN/Q	INV, NaN/Q
DEN	ZR/0	INX, ZR/0	INX, ZR/0	INF	NAN/Q	INV, NaN/Q
NORM	ZR/0	INX, ZR/0	OV/[WRP, INF, M] NORM UF/WRP	INF	NAN/Q	INV, NaN/Q
INF	INV, NaN/Q	INF	INF	INF	NaN/Q	INV, NaN/Q
Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
S	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

X OPERANI	D		
Υ	0	NORM	R
0 0	ZR/0	ZR/0	INV/R
P E NORM R	ZR/0	OV/R NORM ZR, UF/0	INV/R
A R	INV/R	INV/R	INV/R
D			



# FLOATING POINT ARITHMETIC INSTRUCTIONS (cont'd) MNEMONIC OPCODE FUNCTION FLAGS AFFECTED

#### X OPERAND

#### IEEE-WRAPPED UNDERFLOW MODE DISABLED

Y		0	DEN	NORM	INF	Q	9
0	0	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NAN/Q	INV, NaN/Q
Р	DEN	ZR/0	ZR/0	ZR/0	INV, NaN/Q	NAN/Q	INV, NaN/Q
ERAZ	NORM	ZR/0	ZR/0	OV/[WRP, INF, NORM UF [,ZR]/[0,E]	INF	NAN/Q	INV, NaN/Q
D	INF	INV, NaN/Q	INV, NaN/Q	INF	INF	NaN/Q	INV, NaN/Q
	Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q
	S	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q

MAC	0 0 0 1 0 0 1 0	X•Y, X+Y	FMPY
DMAC	0 0 0 1 0 0 1 1	DP: X•Y, X+Y	N/A 0
MACS	0 0 0 1 0 1 0 0	X•Y, X-Y	CRY DIVZ DY DX NAN PIND INX INV UF OV ZR N
DMACS	0 0 0 1 0 1 0 1	DP: X•Y, X-Y	FALL
SMAC	0 0 0 1 0 1 1 0	X•Y, Y-X	FALU
DSMAC	0 0 0 1 0 1 1 1	DP: X+Y,Y-X	0 N/A * * * * * * * * * * * * * * * * * * *
2011110		,	CRY DIVZ DY DX NaN RND NX INV UF OV ZR N

Description: Comments: Floating Point Multiply/Accumulate instruction. Multiplication is performed by the FMPY, whereas addition or subtraction is performed by the FALU.

These commands may be used as true multiply/accumulate instructions when the FALU and FMPY outputs are connected and the FALU XSEL and YSEL inputs are high.

In this mode, the FMPY output is fed back as the FALU X operand and the FALU result is fed back as the Y operand. See the ADD and MULT

instructions for details regarding the flags and operation result.

MIN	0 0 1 0 0 1 0 0	Floating point MIN	*	N/A ]	*		· ·	0	0	*	*	0	*	*
DMIN	0 0 1 0 0 1 0 1	DP: Floating point MIN	ORY	DIVZ	DY	DΧ	NaN	RND	NX	INV	UF	OV	ZR	N
MAX	0 0 1 0 0 1 1 0	Floating point MAX												
DMAX	0 0 1 0 0 1 1 1	DP: Floating point MAX												

Description: Comments: These floating point instructions return the smaller of the two operands X and Y (MIN/DMIN) or larger (MAX, DMAX).

The carry flag is reset if X is returned, otherwise it is set. X is returned if X = Y, except that MAX/DMAX (-0, +0) = +0 and MIN/DMIN (+0, -0) = -0. The Invalid Op flag is set if either operand is a signaling NaN. If either operand is not-a-number, then the result is not-a-number.

In IEEE wrapped underflow mode, a denormalized result is wrapped and the underflow flag is set. If either operand is a NaN, the carry flag is unspecified.

BSX	0	0	1	0	1	(	0	0	0	×	*	N/A	0	*	*	0		0	0 *	0 1 *
DABSX	0	0	1	0	1	(	0	0	1	DP:  X	CRY	DIVZ	DY	DX	NaN	RND	,	INX	NX INV	INX INV U
NEGX	0	0	1	0	1	(	0	1	0	-X										
DNEGX	0	0	1	0	1	(	0	1	1	DP: -X										
PASSX	0	0	1	0	1		1	0	0	X										
DPASSX	0	0	1	0	1		1	0	1	DP: X										

Description: These single operand floating point instructions use the X operand input. PASSX/DPASSX returns X through the FALU. If X is denormalized and the wrapped underflow mode is reset, zero is returned, otherwise a wrapped result is returned.

Comments: PASSX/DPASSX with an infinite input sets CRY, otherwise CRY is reset. In IEEE wrapped underflow mode, the denormalized result is wrapped and the underflow flag is

ADD	0	0	1	1	0	0		0	0	X+Y	0	N/A	*	*	1.*		*	*	*	*	*	*
DADD	0	0	1	1	0	0	1	0	1	DP: X + Y	CRY	DIVZ	DY	DX	NaN	RND	INX	INV	ÜF	O۷	ZR	N
SUB	0	0	1	1	0	C	)	1	0	X-Y												
DSUB	0	0	1	1	0	C	)	1	1	DP:X -Y												
SUBX	0	0	1	1	0	1		0	0	Y-X												
SUBX	0	0	1	1	0	1		0	1	DP: Y - X												
ADDA	0	0	1	1	1	C	)	0	0	X  +  Y												
DADDA	0	0	-1	1	1	C	)	0	1	DP:  X  +  Y												
SUBA	0	0	1	1	1	C	)	1	0	X  -  Y												
SUBA	0	0	- 1	1	1	C	)	1	1	DP:  X  -  Y												
UBXA	0	0	- 1	1	1	1		0	0	Y  -  X												
SUBXA	0	0	1	1	1	1		0	1	DP:  Y  -  X												

Description: Comments:

8

Floating point addition and subtraction. [|X|, |Y|] represents the absolute value of [X,Y].

When the sum of two operands with opposite signs (or the difference of two operands with like signs) is exactly zero, the result is +0 for all rounding modes except round to minus infinity, in which case, the result is -0. Note that (+0) + (+0) = (+0) - (-0) = +0 and (-0) + (-0) = (-0) - (+0) = -0 for all rounding modes.

register, and output as the result.

The ZR flag is set if the input was zero.

		FLOA	TING POINT A	RITHMETIC	INSTRUC	TIONS (con	ıt'd)				
NEMONIC	OPCODE	l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub> FU	INCTION		FLAGS AF	FECTED					
X OPERANI	)	IEEE-WRA	PPED UNDERFLOW	MODE			X OF	PERANI	)	DEC MODE	
10.00	0 1	DEN	NORM	INF	Q	S	Y	- 1	0	NORM	R
0	ZR/0	UF/WRP	NORM	INF	NAN/Q	INV, NaN/Q	0	0	ZR/0	NORM	INV/P
			[WRP, INF, M]				P		-	OV/R	
DEN	UF/WRP	UF/WRP	NORM	INF	NAN/Q	INV, NaN/Q	E N	ORM	NORM	NORM	INV/F
		NORM	UF/WRP				۸			ZR, UF/0	
		[WRP, INF, M]	OV/[WRP, INF, M]	]			ÑL	R	INV/R	INV/R	INV/R
NORM	NORM	NORM	NORM	INF	NaN/Q	INV, NaN/Q	D				
		UF/WRP	UF/WRP								
		15.1C	NA 117	INF1 INV, NaN/Q <sup>1</sup>	NaN/O	INV, NaN/Q					_
INF	INF MaN/O	INF NaN/Q	INF NaN/Q	NaN/Q	NaN/Q NaN/Q	INV, NaN/Q	NOTE			NaN (+INF) + (+II	
G S	NaN/Q INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q				NaN (-INF) + (-IN NaN (+INF) - (-IN	
1000 <b>(%</b> , 11, 11)	iiv, ivaivQ	IIVV, IVIAIV	IIIV, IVAIVO	iiv, ivaiva	1144,14614/6	iiv, ivaiva				NaN (-INF) - (+IN	
		IEEE-WRAPPEC	UNDERFLOW MOD	E DISABLED							
OPERANI		DEN E	NORM	T INF	ı o	S					
0	<b>0</b> ZR/0	ZR/0	NORM	INF INF	NAN/Q	INV, NaN/Q					
DEN	ZR/0	ZR/0	NORM	INF	NAN/Q	INV, NaN/Q					
VEIT	2100	211/0	OV/(WRP, INF, M)			211,110,110					
NORM	NORM	NORM	NORM	INF	NaN/Q	INV, NaN/Q					
			UF [,ZR]/[0,E]		I	[					
				INF 1							
INF	INF	INF	INF	INV, NaN/Q 1	NaN/Q	INV, NaN/Q					
Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	NaN/Q	INV, NaN/Q					
S	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q	INV, NaN/Q					
NEMONIC	OPCODE		ITING POINT S	UPPOAT I	FLAGS AF						
ASSXM PASSXM	0 0 0 1 0 0 1		X DP: X		N/A CRY	0 0 0 DIVZ DY DX		PIND	0 0 I	0 0 * UF OV ZI	R N
scription: mments:		turned unmodified througative flags are set as if	igh the FMPY.  If the result is a signed in	teger. The remai	ning flags are res	set.					
CALE SCALE			XPONENT X + Y XPONENT X + Y		ORY	N/A 0 0		0 RND	0 0 0	t t c	
mments:	Overflows and ur	nderflows always return	nent of X. The sign and a wrapped result regard complement integer. O	lless of the overfl	ow or underflow		significant	8 bits (si	ngle precision)	or 11 bits (double	
IERGE MERGE			SIGN X EXPONENT \	•		N/A 0 0		0 RINID	0 0 I	*   *   C	
escription: omments:			with the sign and mantis is set. If a denormalized		results, the unde	erflow flag is set. L	Use PASS	X/DPASS	X to check res	sult type.	
IORMX	0 0 1 0	1 1 1 0	NORMALIZE X	-	ORY	N/A 0 0 0		0   RND	0 0 I	0 0 °	0 R N
scription:	X is assumed to		sitive integer. The leadi	ng '1' of X will be	left shifted to the	e most significant b	oit position.	. The sh	ift count will be	placed in the SC	



					FLOATII	NG POI	NT SUI	PPOR	T IN	STR	JCTI	ONS									
MNEMONI	C I7 I6 I5	E I <sub>4</sub> I <sub>3</sub>	l <sub>2</sub> 1	, I <sub>o</sub>	FUNCTION				FLAG	S AF	FECT	TED .									
CMPR	0 0 1	1 0	1 1	0	X,Y					N/A	Γ.*	•	*	0	0	*	0	0	*	<b>.</b>	]

**DCMPRA** Description:

**DCMPR** 

**CMPRA** 

Floating Point compare |X|, |Y| represents the absolute value of X, Y. The following values will be returned to the result based on the relative magnitude of operands X

and Y.

Comments:

Exactly one of CRY, N, ZR, or NaN will be set by compare. For example, If X = Y in round to minus infinity mode, -0 is returned, and the ZR flag is set, but the N flag is re-

set. If a compare is performed on a signaling NaN, the INV flag will be set.

DP: |X|, |Y|

When comparing  $\pm$  INF and  $\pm$ 0, the following states occur:

Input	Flag	Output
X>Y	ORY	1
X <y< td=""><td>N</td><td>-1</td></y<>	N	-1
X=Y	ZR	0 (-0 in round to -INF mode)
[X,Y] NaN	NaN	NaN

0 0 1 1 0 1 1 1

0 0 1 1 1 1 1 0

0 0 1 1 1 1 1 1

X	Input Y	Flag	Output
±0	±0	ZR	0
+INF	+INF	ZR	0
+INF	-INF	ORY	1
-INF	+INF	N	-1
-INF	-INF	ZR	0

DX NaN

RND

NX

ZR

ΩV

**PASSn** 

X • 16 + n 0 1 0 0 n n n n

Description:

X is logically left shifted four places and the four least significant bits of the opcode field are added to it.

Allows microcode to build constants on the datapath. PASSn does not change the flags. In this repect, it acts like a NOP. Comments:

SCREGR	0	1	0	1	0	0	0	0	SC register read
SCREGW	0	1	0	1	0	0	0	1	SC register write
FREGAR	0	1	0	1	0	0	1	0	FALU flag register read
FREGAW	0	1	0	1	0	0	1	1	FALU flag register write
FREGMR	0	1	0	1	1	0	1	0	FMPY flag register read
FREGMW	0	1	0	1	1	0	1	1	FMPY flag register write
IREGAR	0	1	0	1	0	1	0	0	FALU int register read
IREGAW	0	1	0	1	0	1	0	1	FALU int register write
IREGMR	0	1	0	1	1	1	0	0	FMPY int register read
IREGMW	0	1	0	1	1	1	0	1	FMPY int register write
MREGAR	0	1	0	1	0	1	1	0	FALU mode register read
MREGAW	0	1	0	1	0	1	1	1	FALU mode register write
MREGMR	0	1	0	1	1	1	1	0	FMPY mode register read
MREGMW	0	1	0	1	1	1	1	1	FMPY mode register write

Description:

Register access instructions. SCREGx accesses the SC register (FALU only), FREGx accesses the flag register, IREGx accesses the interrupt enable register and MREGx

accesses the mode register.

NOP

0 1 0 1 1 0 0 0

No operation

Description: Comments:

All registers and flags remain unchanged. The result is unspecified. Parity is checked during NOP's (and all unimplemented instructions)

**CLRFLAG** 

0 1 0 1 1 0 0 1

Clear flag register

0 0 0 0 0 0 0 0 0 RND INV ORY DIVZ DY DX NaN NX

Description:

The flag register is cleared, the SC (FALU only), interrupt enable and mode registers are unaffected.

Comments:

If an interrupt has frozen the flag register (see freeze on interrupt mode), CLRFLAG will clear and unfreeze the register.

							co	NVERS	ION IN	STRU	CTION	IS										
MNEMONIC	OPCOI		l <sub>2</sub>	l, I,	FUI	NCTION			F	LAGS A	FFECTI	ĒD										
FCUI DFCUI FCSI DFCSI UICF UICDF SICF SICDF FCLUI DFCLUI FCLSI DFCLSI LUICF LUICF LSICF LSICDF FCUIT DFCUIT FCSIT FCSIT FCLUIT FCLSIT	0 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1	0 (0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1	DP SP	→ 32-bit : → 32-bit : → 32-bit : → 64-bit :	unsigned in signed in unsigned unsigned in unsigned unsigned unsigned unsigned unsigned unsigned unsigned unsigned in unsigned in unsigned unsigned in	d integer nteger d integer d integer d integer nteger nteger d integer nteger d integer nteger d integer nteger d integer d integer d integer d integer d integer d integer fteger d integer	(Rnd to 0) (Rnd to 0) nd to 0) nd to 0) (Rnd to 0) (Rnd to 0)	CAR			DX	Nai	N R	* I	NX	INV	0 UF	OV OV	ZR	N
DFCLSIT Description: Comments:	0 1 1 Floating poi rounding m When a floa negative (for	1 1 nt to integode (see ating point	ger a mod t to in	1 1 nd inte le regis nteger	DP ger to flo iter), exc conversi	→ 64-bit :  pating point ept the xxx on instruction	signed ir conversi T format on overflo	nteger (Rr on instructi instructions ows, the inv		ays round on flag is	toward z set and t	ero. he resul	t is eithe	er the	most	positiv	e (for	positive				st
32 bit signe 64 bit signe 32 bit unsigr 64 bit unsigr	ed result: ed result: ned result:	7FFFF	7FFI FFFI FFFI	FFFFF FFFFF FFFFF	FFFF	80000	0000000	000000		resu	NaN is co ilt is an o ger to floa	verflow v	with the	sign	of the	NaN.						
WDNM DWDNM	0 1 1 0 1 1			0 0	C	WRAF P: WRAF		- DENOR - DENOR		C OF			DX	Na Na	N F	* I	, NX	0 INV	UF	OV	ZR	l * N
Description: Comments:	the wrapped	ow flag is and roun underflo	set indedow. T	f the re up flag The rou	sult is in s are us nding m	exact. This ed as input ode must a	s correspons s to prevoluso be the	onds to the ent a double same as	a denormalize IEEE speci le rounding of when the windly and wri	fication we error. The rapped ur	hich says ese flags iderflow	that an must be	underfli set equ duced.	ow sl ual to The i	the crounde	signal orresponded or or o	led if a onding lag is	a result g flags (	is deno	peratio	n that p	roduced on.
SDF	0 1 1					→ DP			at on the V	Œ	N/A		DX	Na	N F	0 T	0 NX	INV	0 UF	OV	ZR	N N
Description:	Floating poin	nt precisio	on co	nversi	on instru	ction. Con	version is	carried ou	ut on the X o	perand.												
DSDF	0 1 1	1 0	1	1 1	DP	→ SP				CF	N/A		DX	Na Na	N F	* I	, NX	INV	UF	OV	ZR	l *
Comments:	Floating point The carry flat be represent Refer to AN	ig is set if ted by a v	ia no wrapj	ormaliz ped ov	ed doub erflow. I	le precisior f a result u	number nderflows	is output as to the exte	s a single pr ent that it car	ecision in	finity. Th	iis will o ero is re	ccur if or eturned :	verflo and t	ws are	e not w o, und	vrappe erflow	ed, or if and in	the res	ult is to ags are	o large set.	to



MNEMONIC		PC I <sub>e</sub>		I,	l <sub>3</sub>	l <sub>2</sub>	ı,	l <sub>e</sub>	FUNCTION	FL	AG	S AF	FEC	TED								
	0	1	1	1	1	1	0	0	SP → SP format integer	Γ7	)	N/A	0	٠ ١		*	*	•	Ō	0	*	*
)FFI	0	1	1	1	1	1	0	1	DP → DP format integer	Œ	Y	DIVZ	DY	DX	NaN	RND	NX	INV	ÜF	OV	ZR	Ν
ŦΠ	0	1	1	1	1	1	1	0	SP → SP format integer (Round to 0)													
DFFIT	0	1	1	1	1	1	1	1	DP → DP format integer (Round to 0)													

						INTE	GER AR	ITHMETI	C INS	TRU	CTI	ONS									
MNEMONIC		COD 6 ls		3 l <sub>2</sub>	I, I	FUNCTION			FLAGS	S AFI	FECT	TED									
IADD	1 1	1	0 (	0	0 0	X+Y			* 1	N/A	0	0	0	0	0	0	0	*	*	T *	ר
LIADD	1 0		0 (		0 0	L: X + Y			ORY T	DIVZ	DY	ĎΧ	NaN	RND	NX	INV	UF	OV	ZR	N	
ISUB	1 1		0 0		0 1	X-Y															
LISUB	1 0		0 (		0 1	L:X-Y															
ISUBX	1 1		0 0		1 0	Y-X															
LISUBX	1 0		0 (		1 0	L:Y-X															
IADDP	1 1			1	0 0	X+Y+1															
LIADDP	1 0			1	0 0	L: X + Y + 1															
ISUBM	1 1		0 (		0 1	X-Y-1															
	1 1				0 1	L: X-Y-1															
LISUBM	1 0																				
ISUBXM	1 1				1 0	Y-X-1															
LISUBXM	1 0		0 (		1 0																
IADDC	1 1		0 .		0 0																
LIADDC	1 0				0 0																
ISUBC	1 1	1			0 1	X-Y-CARRY															
LISUBC	1 0		0 .			L: X - Y - CARRY															
ISUBXC	1 1	1	0 .	0	1 0	Y - X- CARRY															
ISUBXC LISUBXC	1 1 1 0 Integer The fun	1 1 addition	0 on an of the	0 0 d sub carry	1 0 1 0	Y - X- CARRY	C, ISUBXC, L	ISUBXC can	be chang	ed with	mode	registe	er bit <7	> (borro	w mode	). See	mode	register	section	n for	
ISUBXC LISUBXC	1 1 1 0	1 1 addition	0 on an of the	0 0 d sub carry	1 0 1 0	Y - X- CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB	C, ISUBXC, L	ISUBXC can	be chang									register	section	n for	
ISUBXC LISUBXC Description: Comments:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 addition ction of all info	0 on are of the ormat	0 0 d sub carry ion.	1 0 1 0 tractic input	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB - X - CARRY	C, ISUBXC, L	ISUBXC can		N/A_	0	0	<b>T</b> 0	0	0		0	1.	 		
ISUBXC LISUBXC Description: Comments:	1 1 1 0 Integer The fun addition	1 addition of all info	on are of the ormation of the	0 0 d sub carry ion.	1 0 1 0 tractic input 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB - X - CARRY L: - X - CARRY	C, ISUBXC, L	ISUBXC can	be chang				<b>T</b> 0					1.	section  * ZR		
ISUBXC LISUBXC Description: Comments: INEGC LINEGC IABSX	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 addition of the control of the con	on are of the ormation of the	0 0 d sub carry ion. 0 0	1 0 1 0 tractic input 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB - X - CARRY L: - X - CARRY	C, ISUBXC, L	ISUBXC can		N/A_	0	0	<b>T</b> 0	0	0		0	1.	 		
ISUBXC LISUBXC Description: Comments:  INEGC LINEGC IABSX	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 addition of all info	on are of the ormation of the	0 0 d sub carry ion. 0 0	1 0 1 0 tractic input 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X	C, ISUBXC, L	ISUBXC can		N/A_	0	0	<b>T</b> 0	0	0		0	1.	 		
ISUBXC LISUBXC Description: Comments: INEGC LINEGC	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 addition of the color of the	on are of the ormation of the	0 0 d sub carry ion.	1 0 1 0 tractic input 1 1 1 1	Y - X - CARRY L: Y - X - CARRY  n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  - X	C, ISUBXC, L	ISUBXC can		N/A_	0	0	<b>T</b> 0	0	0		0	1.	 		
ISUBXC LISUBXC Description: Comments: INEGC LINEGC IABSX LIABSX	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 addition of the color of the	on are of the ormation of the	0 0 d sub carry ion.	1 0 1 0 tractic input 1 1 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  - X	C, ISUBXC, L	ISUBXC can		N/A_	0	0	<b>T</b> 0	0	0		0	1.	 		
ISUBXC LISUBXC Description: Comments:  INEGC LINEGC IABSX LIABSX INEGX LINEGX LINEGX Comments:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	additiction of a second	O on armonia on armoni	0 0 d sub carry ion.	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  - X			ORY	N/A DIVZ	O DY	DX	I 0 NaN	I 0 RND	0 NX	I 0 INV	UF	OV	 		<u> </u>
ISUBXC LISUBXC Description: Comments:  INEGC LINEGC IABSX LIABSX LINEGX LINEGX LINEGX Comments:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 addition of all info	O on armate on armate on the original of the o	0 0 d sub carry ion.	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  - X L: - X  etic instructions. used for INEGC and LIN	EGC can be o		ORY	N/A DIVZ gister bi	0 DY	DX (borrow	0 NaN v mode)	0 RINID	O NX	0 INV	UF	ov for	ZR	* N	
ISUBXC LISUBXC Description: Comments:  INEGC LINEGC LINEGC LIABSX LINEGX LINEGX LINEGX Description: Comments:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	additiction of all info	O o o o o o o o o o o o o o o o o o o o	0 0 0 d sub carry ion.	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  - X L: -X etic instructions. used for INEGC and LIN	EGC can be o		ORY	N/A DIVZ	0 DY	DX	0 NaN v mode)	0 RINID	0 NX	0 INV	0 UF	ov for	 	* N	]
ISUBXC LISUBXC Description: Comments:  INEGC LINEGC IABSX LINEGX LINEGX Description: Comments:	1 1 1 1 1 1 1 1 1 1 C Single of The fundaddition	additiction of all info	O o o o o o o o o o o o o o o o o o o o	0 0 0 d sub carry ion.  0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y - X - CARRY L: Y - X - CARRY used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  L: -X L: -X Stic instructions. used for INEGC and LIN  Signed MAX L: Signed MAX	EGC can be o		CRY	N/A DIVZ gister bi	0 DY	DX (borrow	0 NaN v mode)	0 RINID	O NX	0 INV	UF	ov for	ZR	* N	]
ISUBXC LISUBXC Description: Comments:  INEGC LINEGC IABSX LIABSX INEGX LINEGX Comments:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 addition (all info	O o o o o o o o o o o o o o o o o o o o	0 0 0 d sub carry ion. 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  - X L: -X etic instructions. used for INEGC and LIN  Signed MAX L: Signed MAX Signed MIN	EGC can be o		CRY	N/A DIVZ gister bi	0 DY	DX (borrow	0 NaN v mode)	0 RINID	O NX	0 INV	UF	ov for	ZR	* N	 ] ]
ISUBXC LISUBXC Description: Comments:  INEGC LINEGC IABSX LIABSX INEGX LINEGX LIMEGX LINEGX LISMAX LISMAX LISMIN LISMIN	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 addition (all info	O o o o o o o o o o o o o o o o o o o o	0 0 0 d sub carry ion. 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  - X L: -X etic instructions. used for INEGC and LIN  Signed MAX L: Signed MIN	EGC can be o		CRY	N/A DIVZ gister bi	0 DY	DX (borrow	0 NaN v mode)	0 RINID	O NX	0 INV	UF	ov for	ZR	* N	 ] 
ISUBXC LISUBXC Description: Comments:  INEGC LINEGC IABSX LIABSX INEGX LINEGX LINEXX L	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 addition of the control of the c	O O O O O O O O O O O O O O O O O O O	0 0 0 d sub carry ion. 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  - X L: -X etic instructions. used for INEGC and LIN  Signed MAX L: Signed MAX Signed MIN L: Signed MIN L: Signed MIN Unsigned MAX	EGC can be o		CRY	N/A DIVZ gister bi	0 DY	DX (borrow	0 NaN v mode)	0 RINID	O NX	0 INV	UF	ov for	ZR	* N	
ISUBXC LISUBXC Description: Comments:  INEGC LINEGC IABSX LIABSX INEGX LINEGX LIMEGX LINEGX	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 addition to ction of all info	O O O O O O O O O O O O O O O O O O O	0 0 0 d subtractions.	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y - X - CARRY L: Y - X - CARRY n instructions. used for ISUBC, LISUB  - X - CARRY L: - X - CARRY M L:  X  - X L: -X etic instructions. used for INEGC and LIN  Signed MAX L: Signed MAX Signed MIN L: Signed MIN Unsigned MAX L: Unsigned MAX L: Unsigned MAX	EGC can be o		CRY	N/A DIVZ gister bi	0 DY	DX (borrow	0 NaN v mode)	0 RINID	O NX	0 INV	UF	ov for	ZR	* N	3

Sign and zero flags are set based on returned result. The carry flag is reset if X is returned, otherwise it is set. X is returned if X = Y.

Comments:

# B2110/B2120

									INTEGER ARITHME	ETIC INSTRUCTIONS (cont'd)
MNEMONIC	0 1,	PC I <sub>e</sub>	OI I,	)E	J,	, 1,	, I	١,	FUNCTION	FLAGS AFFECTED
IMULT	1	1	1	1	1	0	0	0	Unsigned X • Unsigned Y	IMULT
IMULTSX	1	1	1	1	1	0	0	1	Signed X • Unsigned Y	N/A 0 0 0 0 0 0 0 0 0 0 * * *
IMULTSY	1	1	1	1	1	0	1	0	Unsigned X • Signed Y	CRY DIVZ DY DX NaN RND INX INV UF OV ZR N
IMULTS	1	1	1.	1	1	0	1	1	Signed X • Signed Y	
IMULTH	1	1	1	1	1	1	0	0	Unsigned X • Unsigned Y	IMULTH
IMULTHSX	1	1	1	1	1	1	0	1	Signed X • Unsigned Y	N/A 0 0 0 0 0 0 0 0 0 1 1 1 1 1
IMULTHSY	1	1	1	1	1	1	1	0	Unsigned X • Signed Y	CRY DIVZ DY DX NaN RND INX INV UF OV ZR N
IMULTHS	1	1	1	1	1	1	1	1	Signed X • Signed Y	

Description: Integer multiplication instructions. IMULT returns a 64 bit result, whereas IMULTH returns the least significant 32 bits.

											INTEGER	R BO	OLEAI	N INST	HUC'	rioi	YS											
MNEMONIC				DE		3	2	ı,	l <sub>o</sub>	FUNCTION				FLAC	S AF	FEC	TE	D										
INAND	1	1	0	1	C	) (	)	0	0	XorY				0	T N/A	0		0	0	0	0		0	0	0	*	1.*	$\Box$
LINAND	1	0	0	1	C	) (	)	0	0	L: X or Ÿ				CRY	DIVZ	DY	,	DX	NaN	RND	N	(	INV	UF	OV	ZR	N	
IORNX	1	1	0	1	C	) (	)	0	1	XorY																		
LIORNX	1	0	0			) (	)	0	1	L: X or Y																		
IORNY	1	1	0	1	C	) (	)	1	0	$X$ or $\overline{Y}$																		
LIORNY	1	0	0	1	(	) (	)	1	0	L: X or $\overline{Y}$																		
IOR	1	1	0	1	C	) (	)	1	1	XorY																		
LIOR	1	0	0	1	C	) (	)	1	1	L: X or Y																		
IANDNY	1	1	0	1	C	) 1	1	0	0	X and Y																		
LIANDNY	1	0	0	1	C	) 1	1	0	0	L: X and $\overline{Y}$																		
IAND	1	1	0	1	(	) 1	1	0	1	X and Y																		
LIAND	1	0	0	1	(	) 1	1	0	1	L: X and Y																		
INOR	1	1	0	1	(	) 1	1	1	0	X and Y																		
LINOR	1	0	0	1	C	) 1	1	1	0	L: $\overline{X}$ and $\overline{Y}$																		
IANDNX	1	1	0	1	(	) 1	1	1	1	X and Y																		
LIANDNX	1	0	0	1	(	) 1	1	1	1	L: X and Y																		
IXNOR	1	1	0	1	1	1 1	1	1	0	XXINORY																		
LIXNOR	1	0	0	1	1	1 1	1	1	0	L: X XNOR Y																		
IXOR	1	1	0	1	1	1 1	1	1	1	XXORY																		
LIXOR	1	0	0	1	1	1 1	1	1	1	L: X XOR Y																		
ISET	1	1	0	1	1	1 (	)	0	0	Z = all ones																		
LISET	1	0	0	1	1	1 (	)	0	0	L: Z = all ones																		
INOTX	1	1	0	1	1	1 (	)	0	1	Z=X																		
LINOTX	1	0	0	1	1	(	)	0	1	$L: Z = \overline{X}$																		
IPASSY	1	1	0	1	1	1 (	)	1	0	Z=Y																		
LIPASSY	1	0	0	1	1	1 (	)	1	0	L: Z = Y																		
IPASSX	1	1	0	1	1	1 (	)	1	1	Z = X																		
LIPASSX	1	0	0	1	1	1 (	)	1	1	L: Z = X																		
ICLR	- 1	1	0	1	1	1 1	1	0	0	Z = all zeroes																		
LICLR	1	0	0	1	1	i .	1	0	0	L: Z = all zeroes																		
INOTY	1	1	0	1	1	1 -	1	0	1	$Z = \overline{Y}$																		
LINOTY	1	0	0	1	1	1 .	1	0	1	L: $Z = \overline{Y}$																		
Description: Comments:	Book Flags								ed o	operands.																		

13



	INTEGER SHIFT AND ROTATE INSTRUCTIONS
MNEMONIC	C I, I, I, I, I, FUNCTION FLAGS AFFECTED
LSS LLSS LS LLS	1 1 1 1 0 0 0 0 Logical shift X w/sb 1 0 1 1 0 0 0 0 1 Logical shift X w/sb 1 1 1 1 0 0 0 0 1 Logical shift X w/sb 1 1 1 1 0 0 0 0 1 Logical shift X
-	Integer shift instructions. The two's complement number in the SC register determines the shift. If SC > 0, then shift left by SC; if SC < 0, then shift right by -SC. If SC = 0, then no shift is performed. For LSS/LLSS right shifts, all bits of the result shifted out are ored with the least significant bit position of the result (i.e., sticky bit). Zeroes are shifted in during right and left shifts.  Carry bit receives the last bit shifted out of the operand if SC ≠ 0. Flags are set based on a signed operand. The overflow flag is reset. Carry is reset if SC = 0.
AS LAS	1 1 1 1 0 0 1 0
Comments:	Arithmetic shift instruction. The two's complement number in the SC register determines the shift. If SC > 0, then shift left by SC; if SC < 0, then shift right by -SC. If SC = 0, no shift is performed.  For left shifts, zeroes are shifted in. For right shifts, AS/LAS shifts in copies of the sign bit.  Carry bit receives the last bit shifted out of the operand if SC ≠ 0. Carry is reset if SC = 0. Flags are set based on a signed operand. Left AS/LAS shifts set the OV flag if any bits shifted out differ from the result sign.
ROTX LROTX	1 1 1 1 0 0 1 1 Rotate X 1 0 1 1 0 0 1 1 L: Rotate X CRY DIVZ DY DX NaN RND INX INV UF OV ZR N
Description: Comments:	Rotate X by the signed two's complement number in the shift count (SC) register. If SC > 0, rotate left by SC. If SC < 0, rotate right by -SC. If SC = 0, no shift is performed. As bits are shifted out, they are used as shift inputs.  Carry gets the last bit wrapped from one end of the word to the other. Carry is reset if SC = 0.
ROTC LROTC	1 1 1 0 1 0 0 Rotate Y X
Description:	The 32 bit integers Y and X are concatenated and rotated by the signed two's complement number in the shift count register. Before the rotate operation, Y is in the most significant word position. If SC > 0, rotate left by SC. If SC < 0, rotate right by -SC. If SC = 0, no shift is performed. As bits are shifted out, they are used as shift inputs. LROTC returns all 64 bits of the the result. ROTC returns the least significant 32 bits of the result. Carry gets the last bit wrapped from one end of the word to the other. Carry is reset if SC = 0.
BITR	1 1 1 0 1 0 1 Rotate bit reversed X X
Description:	The 32 bit integer X is bit reversed and concatenated with a non-bit-reversed X (bit reverse is defined as $X<0> \to X<31>$ , $X<1> \to X<30>$ , etc.). Before the rotate instruction, the non-bit-reversed operand X is in the least significant word position. If $SC>0$ , rotate left by $SC$ . If $SC<0$ , rotate right by $SC$ . If $SC=0$ , no shift is performed. As bits are shifted out, they are used as shift inputs. After rotation, the least significant 32 bits are returned. To generate the bit reverse of X, set $SC=32$ . Carry gets the last bit wrapped from one end of the word to the other. Carry is reset is $SC=0$ .
ADDSC NEGSC	1 1 1 1 0 1 1 0
Description: Comments:	Integer SC register instructions. The 32-bit two's complement operand X is added to the SC register (ADDSC) or the SC register is negated (NEGSC). Flags are effected based on signed operations. The new value of the SC register is returned. The operation of the CRY flag is affected by mode register bit <7> (borrow mode) for NEGSC.
	0 0 0 1 1 0 x x Reserved 0 0 0 1 1 1 x x Not used 1 x 0 0 0 x 0 x Reserved 1 x 0 0 1 x 0 x Not used 1 x 0 0 0 x 1 1 Reserved 1 x 0 0 1 x 1 1 Not used 1 x 1 0 0 0 1 1 Reserved 0 0 1 0 1 1 1 Not used 1 x 1 0 1 1 1 0 Reserved 1 x 1 0 1 1 0 x Not used 1 0 1 1 1 x x x Reserved 1 0 1 1 0 1 Not used 1 0 1 1 1 x x x Reserved 1 x 1 0 1 1 0 1 Not used

Note: Unused opcodes do not affect flags, but data results are undefined. BIT maintains the right to use reserve opcodes in future products.

## B2110/B2120

#### ■ RESET OPERATION

Use of the asynchronous hardware reset causes the following events to occur:

- All flags are cleared
- All interrupt enable bits are cleared (prevents interrupt flag from being set)
- The SC register is set to zero (FALU only)
- The Mode register is set to zero

Therefore after a reset the FMPY and FALU will be configured with the following operating modes:

- IEEE mode
- Freeze on interrupt mode disabled
- Parity is disabled
- Underflows and denormalized numbers are set to zero
- Overflows are set to infinity
- Round to nearest
- Borrow mode disabled
- The parity flag is not sticky

#### DATA PATH OPERATION

The FMPY and FALU provide two 36-bit input data ports (X, Y) and one 36-bit bidirectional data port (T). See the FMPY/FALU block diagrams. Data present at the T port is internally fed back to the X input multiplexer and may be selected with XSEL. In addition, the 64-bit Z result can be fed back to the Y input multiplexer (FALU only) and selected with YSEL. An operation which uses the Y feedback path must have the same precision as the operation which generated the feedback data.

Two modes are available for clocking the X and Y operands on the FALU. When R/L1 = 1, XA and YA are configured as edge-triggered registers. Data is loaded on the rising edge of CK1. R/L1 = 0 configures XA and YA as latches which are transparent when CK1 = 0. XEN enables XA to be loaded, and YEN enables YA to be loaded. The operation of the instruction register is identical to that of XA and YA except that either XEN or YEN enable instructions to be loaded.

XA, YA and the instruction register on the FMPY are configured as edge-triggered registers. Functionality in this mode is identical to the FALU configured with R/L1 = 1 as described above.

Output data may also pass through a register or a transparent latch on the FALU and FMPY. When R/L2 = 1, Z is configured as an edge-triggered register. Data is loaded on the rising edge of CK2. R/L2 = 0 configures Z as a latch which is transparent when CK2 = 1. ZEN enables Z. The enables XEN, YEN and ZEN are latched internally in register mode. See timing diagrams for more information.

Dynamically changing the state of either R/L1 or R/L2 may disturb the state of internal registers and is therefore not recommended.

#### **CLOCK ENABLES**

When R/L1,2=1, the clock enables are sampled on the rising edge of CK1 and CK2. When R/L1,2=0, the clock enables are logically "anded" with the clock inputs to control loading of the latches.

#### **DOUBLE PRECISION OPERANDS**

Transparent input latches XB and YB are used to store the most significant word of a double precision operand from ports X and Y. The latches are transparent when the MSWEN clock is high.

Double precision operand transfers to the FMPY/FALU consists of two steps. First, the most significant word is latched in XB/YB with MSWEN. The least significant word is then transferred through ports X and Y, concatenated with the contents of latches XB and YB, and then clocked in XA and YA with CK1.

Similarly, double precision operand transfers from the Z register/latch or T port will use XC to latch the most significant word. XC is transparent when MSWSEL is high. When MSWSEL is low, the least significant 36 bits of the result is output to the T port and fed back to the X input multiplexer. If XSEL is high, CK1 will clock the fedback operand into the XA register/latch.

The full 64-bit result is clocked into the Z register/latch with CK2. The output multiplexer then selects which half will appear at the T port. When MSWSEL is high, the most significant 36 bits of the result are output to the T port and are available at the X input multiplexer.

#### SINGLE PRECISION OPERANDS

Single precision operands are clocked directly into registers/latches XA and YA; latches XB/XC and YB are bypassed. The single precision result is always output to port T, regardless of the state of MSWSEL. Note that when a double precision operand is fed back to the Y input multiplexer (FALU only) and selected for a single precision instruction, only the least significant word will be used in the operation.

#### Y FEEDBACK PATH

Z result data can be fed back to the Y input multiplexer (FALU only). The input YSEL is clocked identically to I0-7, then selects which data path will be used for the Y operand. Note that since the Y feedback path bypasses the YA register/latch, instructions which use Y feedback should only occur when Z is configured as an edge-triggered register. This is to prevent an unclocked feedback loop.

If the result of a single precision instruction is fed back along the Y feedback path and used as a double precision operand, the most significant 32 bits are undefined.

#### MULTICYCLE INSTRUCTIONS

There are several different possible operation times for the chip set. An instruction cycle typically is designed around one instruction type. For example, an instruction cycle could be designed around the floating point add and subtract time using a 35 ns clock. A double precision multiply would then become a two-cycle instruction. The clock enables, XEN and YEN, can be used to disable CK1 during the second cycle of the double precision multiply. This ensures that the instruction and operands are valid through the entire two-cycle multiplication operation.



## ■ CONTROL AND STATUS REGISTER DESCRIPTION

The FMPY contains three registers which provide control and status information. The FALU contains the same three registers as the FMPY, but also contains an additional register useful for normalization, shift and rotate instructions.

B2110	B2120
Flag Register	Flag Register
Interrupt Enable Register	Interrupt Enable Register
Mode Register	Mode Register
	Shift Count Register

The Flag register holds the state of the device for the most recent instruction. The Interrupt Enable register determines the conditions upon which an interrupt will be generated. The Mode register allows control of operating modes. In addition, the FALU contains a Shift Count register which is used for Rotate and Shift instructions.


Status and control register writes use the X port and reads use the T port. The value output during a write instruction depends on the particular register being referenced and the state of R/L2. The following table describes the possible output values.

REGISTER ACCESSED	VALUE	ОИТРИТ
	R/L2=0	R/L2=1
Flag Register	New Contents	Old Contents
Interrupt Enable Register	Old Contents	Old Contents
Mode Register	Old Contents	Old Contents
Shift Count Register	New Contents	New Contents

In the flowthrough output mode (latch Z always transparent), CK2 is held static and the status and control registers will not be updated. This affects several operations which depend on registered data (i.e. shifts, rotates and wrapped to denorm conversion).

Unused/don't care bits in the FMPY are set to logic one. These bits in the FALU are set to logic zero.

#### **FLAG REGISTER**



NOTE: dc is "don't care." these bits are not used

B3, B2, B1, B0 Parity Error Byte Location flags. When a parity error has been detected at any port, one or more of these bits will be active high to identify which bytes of the 32-bit word contained the error. B3 signifies the most significant byte and B0 signifies the least significant byte. These bits are shared between the MSW and LSW for double precision operands.

PT, PY, PX

Parity Error Port Location flags. When a parity error has been detected, one or more of these bits will be active high to signal the ports at which the error has occurred. PT bit identifies the T bidirectional port, PY identifies the Y input port, and PX identifies the X input port.

CRY

Carry flag. Definition applies only to the FALU, don't care for the FMPY. When the borrow bit in the mode register = 1, the carry flag will be asserted when there is a carry out of the accumulator during integer additions or no carry out during integer subtractions. When the borrow mode bit = 0 the carry flag will always indicate a carry out of the ALU during integer operations. During shifts and rotates, the carry flag always contains the last bit to leave the ALU. Floating point arithmetic operations usually reset the carry flag (except: min, max, compare, pass and wrap to denorm).

DIVZ

Divide by zero flag. Definition applies only to the FMPY. This bit is set for divides when a finite non-zero number is divided by zero.

DY, DX

Denormalized input flags. During floating point operations, one or both of these bits will be set if a denormalized number was received on either input port. DY signals a denormalized Y input, and DX flags a denormalized X input. The bits are set without regard to mode register bits <0, 3>.

## B2110/B2120

#### FLAG REGISTER (cont'd)

NaN

Not a Number flag. Only valid for floating point operations, this bit indicates that an operand received on one of the two input ports or the result output was not a number. In IEEE mode, a signaling NaN input causes both the NaN flag and the invalid operation flag to be set. A quiet NaN causes only the NaN flag to be set. In both cases, the output will be a quiet NaN.

The sign of NaN's follow arithmetic conventions. For example, -NaN multiplied by +NaN = -NaN. During square root operations, the sign of a NaN is the sign of the X input.

In DEC mode, reserved operands will set both the NaN and INV flags. A reserved operand is output, and the "value" of the output will be "-0." See DEC format section

RND

Rounded Up output flag. This bit will be set whenever the normalized or wrapped output has been rounded away from zero.

INX

Inexact Result flag. This bit will be set whenever the output is not infinitely precise.

INV

Invalid Operation flag. This bit is set when an input operand is invalid for the requested operation. In IEEE mode, the following conditions cause an Invalid Operation flag:

- 1) A signaling NaN on either input
- 2) Magnitude subtraction of infinities, i.e. (+INF) + (-INF)
- 3) Zero multiplied with infinity
- 4) Zero divided by zero or infinity divided by infinity
- 5) Square root of a negative number
- 6) Conversion of a floating point number to an integer format when the operand overflows the integer format or is not representable

In DEC mode, INV will be active for the following conditions:

- 1) Reserved operand on either input
- 2) Zero/zero
- 3) Square root of a negative number
- 4) Case (6) above

UF

Underflow flag. This flag is set if the magnitude of the result of an operation is less than the minimum representable normalized number in the chosen format and not zero.

OV Overflow flag. This bit is set if the magnitude of the result of an operation is larger than the maximum representable normalized number in the chosen format.

ZR Zero flag. This bit is set if the integer result or the normalized floating point result is zero.

N Negative flag. This bit is set if the most significant bit of the result is set. Note that in IEEE mode, negative zero will set this flag.

Parity Error flag. If a parity error has been detected at register/latches XA or YA, this bit will be set. Parity errors will not be detected during flag register writes. Odd parity is checked during every operation except flag register writes. Parity is checked on the bus even when the ports are disabled. Thus, parity checking can be performed for other devices attached to the bus which have no parity checking capability. Additionally, 8 bytes are always checked, even during single precision operations; the MSW latches should always be initialized with proper parity.

A parity error will occur if the parity bits plus the data word contain an even number of ones. An input of all zeros (data and parity) is a parity error.

INT

PΕ

Interrupt flag. This bit mirrors the hardware interrupt output. It will be set if one of the above conditions is true, the corresponding interrupt enable bit is set, and the IE bit is set in the Interrupt Enable register.

Access to the flag register is obtained by using the FREGx instructions. The flag port is a reflection of bits in the flag register.

The seven parity error status flags (bits <22..16>) are always "sticky." Once set they remain set until written as 0, the CLRFLAG instruction is executed, or the hardware reset is asserted. The parity error flag (PE) is also "sticky" if mode register bit eight (SP) is set.

Every arithmetic operation updates the flag register (unless the flag register is frozen). With the exception of the parity bits, each update will clear the existing bits and set them according to the current operation. Once frozen, the bits will be cleared by the CLRFLAG instruction, asserting the hardware reset pin, or writing zeros to the flag register.

In the flowthrough output mode (latch Z always transparent), CK2 is held static and the status and control registers will not be updated. This affects several operations which depend on register data (i.e. shifts, rotates and wrapped to denorm conversion).



#### INTERRUPT ENABLE REGISTER

13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRY	DIVZ	dc	DEN	NaN	dc	NX	INV	UF	ΟV	ZR	N	PE	ΙE

**MSB** 

DEN

NaN

INX

INV

**MSB** 

SP

LSB

UF

Ν

ΙE

NOTE: dc is "don't care," these bits have no effect 1 = enable, 0 = disable

ΟV Overflow flag interrupt enable.

Underflow flag interrupt enable.

Carry flag interrupt enable. Used only by the FALU, enables **CRY** an interrupt to occur if the CRY flag is asserted. Don't care in 7R Zero flag interrupt enable.

Negative interrupt enable.

DIVZ Divide by zero flag interrupt enable. Used only by the FMPY, enables an interrupt to occur if the DIVZ flag is asserted. Don't care in the FALU.

PΕ Parity Error interrupt enable.

> R1 0

Denormalized number interrupt enable. Allows an interrupt if either of the denormalized number flags (DX, DY) are as-

Master Interrupt enable. Must be set to a logic one for an interrupt to be generated for any of the above conditions.

serted.

The interrupt enable register allows a user to determine which condition(s) will activate an interrupt. An interrupt will occur if one or more of the above conditions is true, at least one of the corresponding enable bits is set, and the master interrupt enable bit is set.

Not a Number flag interrupt enable. Inexact result flag interrupt enable. In IEEE mode, allows an

The interrupt enable bits will not prevent the flags from being set.

interrupt whenever the INX flag is asserted.

Access to the interrupt enable register is accomplished using the IREGx instructions.

RO

0

Invalid operation flag interrupt enable.

#### MODE REGISTER

13 - 10	9	8	7	6	5	4	3	2	1	0
Reserved	NA	SP	ВМ	R1	RØ	۵	IJ	ΙP	FF	D

LSB

IO

IP

FF

1 = enable, 0 = disabled

0 1 Round to zero 0 Round to - infinity 1 1 Round to + infinity 1

**ROUNDING MODE** 

Round to nearest

NA NaN format mode. The definition of a NaN is controlled by this bit and is indicated below:

	Sign	Exponent Fraction	NaN Type	Returned NaN	10
bit 9 = 0		FF (DP = 7FF) 0xxxx FF (DP = 7FF) 1xxxx			
bit 9 = 1		FF (DP = 7FF) 1xxxx FF (DP = 7FF) 0xxxx		11000 11000	IU

IEEE Overflow mode. When in IEEE mode, (ID = 0), IO = 1 causes overflows to be returned as wrapped numbers. If IO = 0. then overflows will be set to either infinity or the largest finite number, according to section 7.3 of the IEEE standard 754. When the ID = 1 (DEC mode), this bit should be zero.

Sticky Parity Flag mode. When SP = 1, the parity error flag (PE, bit <1> of the flag register) is sticky, once set it will remain set. When sticky, the parity flag can be reset by asserting the reset pin, executing the CLRFLAG instruction, or writing a zero to the parity error flag bit. This mode bit has no effect on bits <22..16 > of the flag register.

IEEE Underflow mode. When in IEEE mode (ID = 0), IU = 1 causes underflows to be returned as wrapped numbers. If IU = 0, then underflows will be set to a properly signed zero and denormalized inputs will be flushed to zero. When the ID = 1 (DEC mode), this bit should be zero.

Borrow mode. Only applies to the FALU, don't care for ВМ FMPY. When BM = 0, "normal" carry mode is used, i.e. the carry flag is set whenever there is a carry out of the FALU. When BM = 1, "DEC" carry mode is used, i.e. carry flag is set if a carry out of the FALU occurs during addition or if there is no carry (borrow) during subtraction.

Ignore Parity. When IP = 0, all 8 parity error flags (B3, B2, B1, B0, PT, PY, PX and PE) will not be updated. When IP = 1, the 8 parity flags can be updated.

Rounding mode. When in DEC mode R1, R0 should be set R1, R0 to 0,0. When in IEEE mode the rounding operation is determined by the following chart.

Freeze Flags on interrupt mode. When FF is asserted, the bits in the flag register will "freeze" (i.e. remain in their current state) once an interrupt has been generated. The flags will remain frozen until a CLRFLAG instruction is executed, the hardware reset pin is asserted, zeros are written to the flag register or interrupt enable register, or the FF bit is cleared.

If R/L2 = 0, the status register flags may only be "frozen" on the falling edge of CK2. This bit does nothing in "flowthrough" mode, i.e. output latches always open. The flag pins reflect the flag register and will be frozen along with the flag register.

## B2110/B2120

#### MODE REGISTER (cont'd)

ID

IEEE/DEC mode. When this bit is asserted, the FMPY and FALU operate in DEC (F or G format) mode. When deasserted, IEEE mode is used.

Reserved

During mode register write operations, zeros must be written to the reserved bits to retain compatibility with future

versions of the floating point chip set.

Access to the Mode Register is accomplished through the use of the MREGx instructions. If the IO, IU or ID bits are modified, the following cycle must be extended 3 ns.

#### SHIFT COUNT REGISTER

The Shift Count register contains a 7 bit two's complement number which indicates the count and direction for a shift or rotate instruction. Accessing this register is accomplished using the SCREGx instructions which may either write bits <6..0> of the X port or read these same bits (sign extended to 32 bits) from the T port. Only the FALU contains this register.

If the shift count register contains a value greater than zero for a shift or rotate instruction, a shift/rotate left of SC bits will be performed. If the value is zero, no shift or rotate will occur, and if the value is less than zero a right shift/rotate of -SC will be performed.

## ■ FIXED POINT FORMATS (INTEGER)

32 bit 2's complement fixed point format.

MSB LSB

Sign Bit

64 bit 2's complement fixed point format.

MSB

Sign

Most Significant Word

#### ■ IEEE FLOATING POINT FORMAT

IEEE Standard 754-1985 binary floating point arithmetic single and double precision basic formats are supported by the FMPY and FALU. Extended formats are NOT supported. The floating point data word is made up of three parts: sign bit, biased exponent and fraction. See the IEEE Std. 754 for additional information.

 MSB
 LSB

 Format
 8
 23

 Double
 (1)
 (11)
 (52)

Where s = sign bit

e = biased exponent

f = fraction

The value of the floating point word is determined by the following tables

#### Single Precision (mode <9> = 0)

Sign(s)	Exponent (e)	Fraction (f)	Interpretation
0/1	255	≠ 0, msb = 1	S
		$\neq$ 0, msb = 0	Q
0	255	0	+INF
1	255	0	- INF
0/1	1-254	f	(-1) <sup>s</sup> • 1.f • 2 <sup>e-127</sup>
0/1	0	≠0	DEN
0	0	0	+0
1	0	0	-0

#### Double Precision (mode <9> = 0)

Sign(s)	Exponent (e)	Fraction (f)	Interpretation
0/1	2047	≠ 0, msb = 1	S
		≠ 0, msb = 0	Q
0	2047	0	+INF
1	2047	0	- INF
0/1	1-2046	f	(-1) <sup>s</sup> • 1.f • 2 <sup>e-1023</sup>
0/1	0	≠0	DEN
0	0	0	+0
1	0	0	-0

#### ROUNDING

The FMPY and FALU support all four IEEE-754 rounding modes. The rounding process will take a number and, if necessary, modify it to fit in the destinations format. The destination format can be single/double precision floating point or single/double precision fixed point.



## ■ IEEE FLOATING POINT FORMAT (cont'd)

#### Round to Nearest

This mode will round the infinitely precise result to the nearest representable value that fits in the destination format. Results that are half-way in between two representable values will be rounded toward the even result (result with LSB = 0 is delivered). This rounding mode is statistically unbiased because over a large number of random numbers half will be rounded up and half rounded down.

#### Round toward Zero

This mode will round the result to the closest representation whose magnitude is less than or equal to the infinitely precise result. Round to zero truncates all bits less significant than the destination fractions LSB.

#### Round toward Plus Infinity

This mode will round the result to the closest representation, which is no less than the infinitely precise result. If the prerounded result is greater than the maximum representable normalized number, the result is rounded to plus infinity and the overflow flag is set.

#### **Round toward Minus Infinity**

This mode will round the result to the closest representation, which is no greater than the infinitely precise result. If the prerounded result is less than the minimum representable number, the result is rounded to minus infinity and the overflow flag is set.

### OVERFLOWS AND UNDERFLOWS (WRAPPED MODE DISABLED)

The result of an operation which overflows or underflows when the wrapped mode is disabled, depends on the sign of the result and the rounding mode. The tables below illustrate the possible results.

#### **Overflows**

ROUNDING MODE	-ov	+ 0V
Round to nearest	- INF	+ INF
Round to zero	-M	+M
Round to - infinity	- INF	+M
Round to + infinity	- M	+ INF

Where M is the largest normalized number.

#### **Underflows**

ROUNDING MODE	-UF	+UF
Round to nearest	-0	+ 0
Round to zero	-0	+ 0
Round to - infinity	-E	+ 0
Round to + infinity	-0	+ E

Where E is the smallest normalized number.

### ■ DEC (VAX®) FLOATING POINT FORMAT

The floating point ALU and Multiplier support the DEC F and G floating point formats. The DEC D and H formats are not supported. DEC floating point arithmetic is very similar to IEEE 754 arithmetic, but does not contain all of the special cases and operands that are defined in the IEEE specification. The F format corresponds to single precision IEEE, while the G format corresponds to double precision. For complete information on DEC format floating point arithmetic, see the VAX Architecture Handbook from Digital Equipment Corporation.

	1	мѕв		LSB
Format		S		
F	·	1	8	23
G		(1)	(11)	(52)
	Where	e =	sign bit biased exponent fraction	

The value of the floating point word is determined by the following tables.

#### F Format

Sign(s)	Exponent (e)	Fraction (f)	Interpretation
0	0	0	0
0	0	≠0	"dirty" zero
1	0	any	R
0/1	1-255	any	(-1) <sup>s</sup> • 0.1f • 2 <sup>e-128</sup>

## B2110/B2120

#### **G** Format

Sign(s)	Exponent (e)	Fraction (f)	Interpretation
0	0	0	0
0	0	≠0	"dirty" zero
1	0	any	R
0/1	1-2047	any	(-1) <sup>s</sup> • 0.1f • 2 <sup>e-1024</sup>

The DEC F and G format sign, exponent, and fraction field widths are the same as their IEEE format counterparts, and both IEEE and DEC formats use a "hidden" bit to increase the resolution of their mantissas. The DEC "hidden" bit, however, is to the right of the binary point, while the IEEE "hidden" bit is to the left. Furthermore, the exponent biases of the two standards differ, leading to different representable number ranges.

#### Normalized Number Range

	Minimum	Maximum
IEEE Single	2 <sup>-126</sup>	2 <sup>127</sup> • (2 - 2 <sup>-23</sup> )
DEC F	2 <sup>-128</sup>	2126 • (2 - 2 <sup>-23</sup> )
IEEE Double	2 <sup>-1022</sup>	2 <sup>1023</sup> • (2 - 2 <sup>-52</sup> )
DEC G	2 <sup>-1024</sup>	2 <sup>1022</sup> • (2 - 2 <sup>.52</sup> )

Another difference is that the DEC formats lack denormalized numbers and does not have separate representations for positive and negative zero. A number with a sign of zero, an exponent of zero, and a nonzero mantissa is considered to be a "dirty" zero. On input, "dirty" zeros are treated exactly the same as the normal zero (except that "dirty" zeros cause the denormalized input flag to be raised), but they are never returned as a result.

DEC reserved operands are similar to IEEE signaling NaNs. When they are used as an operand, the invalid operation flag is raised and a reserved operand is returned as the result. Reserved operands are also output whenever an invalid operation (such as division by zero) or overflow occurs. DEC specifies that when a reserved operand is encountered, the destination register should not be changed. It is up to the user to ensure that this happens. Underflows raise the underflow flag and return a result of zero.


#### **ROUNDING**

DEC format arithmetic always rounds the infinitely precise result in the same way; there is no choice of rounding modes. The infinitely precise result is rounded to the nearest representable number. If two representable numbers are equally close to the infinitely precise result, then the one with the larger magnitude is chosen. This is thus slightly different from the IEEE round to nearest mode.


#### WORD ORDER

The VAX uses different word ordering for integer and floating point numbers. This ordering is NOT supported by the FALU and the FMPY. The distinction is important if the same data path is to be used for VAX compatible integer and floating point operations and conversions. The word order of either the floating point or the integer operands will have to be explicitly swapped before the operands are stored in memory. Single precision numbers can be rotated by 16 bit positions. Double precision numbers need their high and low words swapped and each rotated by 16 bit positions.


#### VAX 32 bit integer:




#### VAX F floating:




#### BIT F floating:



#### VAX 64 bit integer:




#### MSB




Most Significant Word




#### VAX G floating:









#### MODE REGISTER

To implement DEC format arithmetic the following mode register bits must be set/reset.

Bit	Value	Name
0	1	IEEE/DEC Format
3	0	IEEE Underflow mode
4	0	IEEE Overflow mode
5	0	IEEE Rounding mode
6	0	IEEE Rounding mode
7	1	Borrow mode (Borrow mode is only required if integer arithemetic will be used.)

#### **SPECIFICATIONS**

#### **Absolute Maximum Ratings**

Permanent damage may occur if any one absolute maximum rating is exceeded. Functional operation is not implied and device reliability may be impaired by exposure to higher than recommended voltages for extended periods of time.

Parameter	Symbol	Value	Units
Supply Voltage (GND = 0)	v <sub>cc</sub>	-0.5 to +7.0	V <sub>dc</sub>
Input Voltage (GND = 0)	V <sub>in</sub>	-0.5 to V <sub>CC</sub> + 0.5	v <sub>dc</sub>
Voltage on a 3-state Output	v <sub>st</sub>	-0.5 to 5.5	V <sub>dc</sub>
Storage Temperature	T <sub>st1</sub>	-55 to 125	°C
Junction Temperature	Тј	125	°C

#### Recommended Operating and Test Conditions

Supply Voltage (GND = 0) Ambient Temperature	V <sub>cc</sub> T <sub>a²</sub>	4.75 0	5.00	5.25 70	Vdc °C
Parameter	Symbol		Value		Units

#### **DC** Characteristics

			Value			
Parameter	Symbol	Min Nom		Max	Units	
Supply Current (V <sub>CC</sub> =Max)						
B2110	l <sub>cc</sub>			2.8	A <sub>dc</sub>	
B2120	l <sub>cc</sub>			2.45	A <sub>dc</sub>	
Output Current High	loh			- 2.0	mA <sub>dc</sub>	
Output Current Low	l <sub>o1</sub>			8.0	mA <sub>dc</sub>	
High Impedance Output Current (V <sub>CC</sub> = Max, V <sub>O</sub> = 2.4)	l <sub>ozh</sub>			.05	mA <sub>dc</sub>	
High Impedance Output Current (V <sub>CC</sub> = Max, V <sub>O</sub> = 0.4)	l <sub>ozl</sub>			05	mA <sub>dc</sub>	
Input Current High (V <sub>CC</sub> = Max, V <sub>ih</sub> = 2.4)	l <sub>ih</sub>			0.1	mA <sub>dc</sub>	
Input Current Low (V <sub>CC</sub> = Max, V <sub>il</sub> = 0.4)	l <sub>ii</sub>	:		- 0.1	mA <sub>dc</sub>	
Output Voltage High (V <sub>CC</sub> = Min, I <sub>oh</sub> = Max)	V <sub>oh</sub>	2.4			V <sub>dc</sub>	
Output Voltage Low (V <sub>CC</sub> = Min, I <sub>OI</sub> = Max)	v <sub>ol</sub>			0.5	V <sub>dc</sub>	
Input Voltage High	v <sub>ih</sub>	2.0			V <sub>dc</sub>	
Input Voltage Low	∨ <sub>il</sub>			0.8	$v_{dc}$	

Note 1: Maximum storage temperature is limited by heatsink attach material.

Note 2: 500 to 1000 linear feet per minute ambient airflow.



#### SWITCHING CHARACTERISTICS

The operation time of either the FMPY or FALU is a function of the instruction being executed and which switching characteristic is being referenced. Operation times can be calculated by adding the instruction execution time found in Table I for the operation being performed to the delay for the particular switching characteristic of interest.

#### Table I

FMPY	Instruction <sup>1</sup> Execution Time OP <sub>max</sub>
Operation	B2110-70
Single precision floating point multiply	60 ns
Double precision floating point multiply	70 ns
32 X 32 integer multiply	65 ns
Single precision floating point divide	200 ns
Double precision floating point divide	300 ns
Single precision floating point square root	300 ns
Double precision floating point square root	600 ns
Single precision pass	60 ns
Double precision pass	70 ns
Register operations	60 ns
	I

#### Table II

FALU	Instruction <sup>1</sup> Execution Time OP <sub>max</sub>
Operation	B2120-30
All floating point operations	30 ns
All conversions	30 ns
All integer operations	15 ns
Register operations	25 ns

**NOTE 1**: If the IO, IU, or ID bits of the mode register are modified, the following cycle must be extended 6 ns to allow these bits to propagate throughout the part.

Parameter	Symbol		Units			
	<b></b>	Min	Nom	Max		
Setup and Hold Times						
Input Register Setup Time	trs	1.5			ns	
Input Register Hold Time	t <sub>rh</sub>	3.5			ns	
Input Latch Setup Time	tis	3.0			ns	
Input Latch Hold Time	t <sub>l h</sub>	2.0			ns	
Latch Enable Setup Time	t <sub>les</sub>	2.5			ns	
Latch Enable Hold Time	t <sub>leh</sub>	2.0			ns	
MSWEN/MSWSEL to CK1 Hold Time	<sup>t</sup> cdh	0.0			ns	
MSWEN/MSWSEL Setup Time	t <sub>ms</sub>	2.5			ns	
MSWEN/MSWSEL Hold Time	t <sub>mh</sub>	2.5			ns	
X, Y Register Enable Setup Time	t <sub>xyrs</sub>	2.0			ns	
X, Y Register Enable Hold Time	t <sub>xyrh</sub>	2.5			ns	
Z Register Enable Setup Time	t <sub>zrs</sub>	2.0			ns	
Z Register Enable Hold Time	t <sub>zrh</sub>	2.0			ns	
XSEL, YSEL Setup Time	t <sub>srs</sub>	2.5			ns	
XSEL, YSEL Hold Time	t <sub>srh</sub>	3.0			ns	
Register to Register						
Register to Register OP Time	trr			OP+3	ns	
Register to Register Hold Time	t <sub>rrh</sub>	0			ns	
Register Output Delay Time	<sup>t</sup> rod			17	ns	
Register Interrupt Output Delay Time	<sup>t</sup> irod			19	ns	
Register Parity Output Delay Time	<sup>t</sup> prod			20	ns	
Register Flag Output Delay Time	t <sub>frod</sub>			17	ns	
Register to Latch						
Register to Latch OP Time	t <sub>rl</sub>			OP+5	ns	
Register to Latch Hold Time	t <sub>rlih</sub>	0.5			ns	
Latch Output Delay Time	tlod			20	ns	
Register to Data OP Time	t <sub>rd</sub>			OP+17	ns	
Latch Interrupt Output Delay Time	<sup>t</sup> ilod			22	ns	
Register to Interrupt OP Time	<sup>‡</sup> ind			OP+19	ns	
Latch Parity Output Delay Time	<sup>t</sup> plod			23	ns	
Register to Output Parity OP Time	t <sub>np</sub>			OP+20	ns	
Latch Flag Output Delay Time	t <sub>flod</sub>			20	ns	
Register to Flag OP Time	t <sub>rf</sub>			OP+17	ns	





Parameter	Symbol		Units			
	3,,,,,	Min	Nom	Max		
Latch to Register						
Data to Register OP Time	<sup>t</sup> dr			OP+3	ns	
Latch to Register Hold Time	ħrh	0			ns	
Latch to Register OP Time	Чr			OP+3	ns	
Register Output Delay Time	<sup>†</sup> rod			17	ns	
Register Interrupt Output Delay Time	<sup>t</sup> irod			19	ns	
Rgister Parity Output Delay Time	<sup>t</sup> prod			20	ns	
Register Flag Output Delay Time	<sup>t</sup> frod			17	ns	
Latch to Latch						
Data to Latch OP Time	<sup>t</sup> a i			OP+5	ns	
Latch to Latch Hold Time	tllh	0			ns	
Latch to Latch OP Time	ħI			OP+5	ns	
Data to Data OP Time	<sup>t</sup> dd			OP+17	ns	
Latch Output Delay Time	tlod			20	ns	
Latch to Data OP Time	<sup>†</sup> ld			OP+17	ns	
Latch Interrupt Output Delay Time	<sup>t</sup> ilod			22	ns	
Data to Interrupt OP Time	<sup>t</sup> idd			OP+19	ns	
Latch to Interrupt OP Time	<sup>t</sup> ild			OP+19	ns	
Latch Parity Output Delay Time	<sup>t</sup> plod			23	ns	
Data to Parity OP Time	t <sub>dp</sub>			OP+20	ns	
Latch to Parity OP Time	t <sub>lp</sub>			OP+20	ns	
Latch Flag Output Delay Time	t <sub>flod</sub>			20	ns	
Data to Flag OP Time	<sup>t</sup> df			OP+17	ns	
Latch to Flag OP Time	tlf			OP+17	ns	
Clock and Enable Pulse Width Clock and Latch Pulse Duration						
CK1 High Time (B2110)	t <sub>ch</sub>	10.0			ns	
High Time (All Others)	t <sub>ch</sub>	5.5			ns	
Low	t <sub>C</sub> (	5.5			ns	
Enable Pulse Duration						
High	<sup>t</sup> enh	5.5			ns	
Low	t <sub>enl</sub>	5.5			ns	

Parameter	Symbel _		Units			
		Min Nom		Max		
MSWSEL Output Delay						
Multiplexer Output Delay	<sup>t</sup> mod			16	ns	
Reset						
Reset To Status and Control					ns	
Register Write Setup Time	t <sub>rst</sub>	16.0			ns	
Reset Pulse Duration					ns	
High	<sup>t</sup> rsh	5.5			ns	
Output Enables						
Synchronous Output Enable Delay				0.4		
High State to High Z  Low State to High Z	t <sub>sphz</sub>			21 21	ns ns	
<del>-</del>	t <sub>splz</sub>					
Synchronous Output Disable Delay High Z to High State	t <sub>spzh</sub>			21	ns	
Low Z to Low State	tspzl			21	ns	
Output Enable Delay			j	00		
High State to High Z	t <sub>phz</sub>			20 20	ns ns	
Low State to High Z	<sup>t</sup> plz	<del></del> -		20	,,,,	
Output Disable Delay High Z to High State	t <sub>pzh</sub>	<del></del>		20	ns	
High Z to Low State	t <sub>pzl</sub>			20	ns	





#### **■ TIMING DIAGRAMS**

































#### **■** EQUIVALENT LOAD TEST CIRCUIT



#### PIN OUT


1	2	3	4	5	6	7	8	9	10	11	12	13	14	1 5	16	17	
GND2	VCC2	VCC1	T2	T4	TPO	78	GND2	VCC1	VCC2	T14	GND1	TP1	T19	T22	VCC1	VCC2	
GND1	ХI	GND1	TOEN	T1	T5	17	T11	T10	T13	T16	T18	T21	TP2	T25	GND2	T27	
X5	хз	X0	TSOEN	то	Т3	Т6	тэ	T12	T15	T17	T20	T23	T24	T26	T28	GND2	
<b>X</b> 7	X4	X2						_						T29	Т30	трэ	
X8	XP0	Х6				_	212( ULT							T31	<b>IN</b> T	NaN	
X10	X11	Х9		1			PIN					LU		VCC1	GND2	PE	
X14	X12	X13												VCC1	DIVZ/ CRY	VCC2	
XP1	X16	X15												INX	ov	INV	
VCC1	X17	X18												ZR	RND	DEN	
X19	X20	X22												FSOEN	N	UF	
X21	XP2	X25						VIE\						15	FOEN	277	
X23	X24	X27						VIL	/ <b>V</b>					16	YSEL FALU ONLY2	ACCS	
X26	X29	X31												RESET	l <b>a</b>	13	
X28	X30	XSEL	vcc1											GND1	rí	GND1	
GND1	ZEN	MSWSEL	XEN	٧1	Y3	٧7	Y10	Y12	YP1	Y17	Y21	Y23	Y26	Y30	10	12	
XP3	CK1	MSWEN	R/L1 <sup>3</sup>	Y2	Y5	Y8	Y9	Y13	Y14	Y18	Y19	YP2	Y24	Y28	YP3	GND1	
R/L2	CK5	YEN	YO	Y4	Y6	YP0	VCC1	<b>Y</b> 11	Y15	Y16	Y20	Y22	Y25	Y27	Y29	Y31	
1	2	3	4	5	6	7	<u>l</u> 8	9	10	11	12	13	14	1 5	16	17	j

NOTE 1: OPTIONAL CAN BE LEFT AS A NO CONNECT

NOTE 2: NO CONNECT ON FMPY NOTE 3: MUST BE TIED HIGH ON FMPY



#### PACKAGING DRAWING AND DIMENSIONS



#### DOCUMENTATION

#### **Application Notes**


Title	Description	Literature #
AN-1	Designing a micro-sequenced CPU with the B3110/B3210	MKTG-T003
AN-2	System considerations for thermal management	MKTG-T002
AN-3	Designing Floating Point Architectures with the B3110/B3120 —	MKTG-T004
	B2110/B2120	
AN-4	ECL 10KH/100K interfacing techniques	MKTG-T005

#### **Technical Notes**

Title	Description	Literature #
TN-1	Wrapped number processing techniques with the	MKTG-T006
	B3110/B3210 — B2110/B2120 floating point chip set	
TN-2	Computing the IEEE remainder with B3110/B3210 —	MKTG-T007
;	B2110/B2120	

#### **■** ORDERING INFORMATION

Bit products are available in a number of options for screening and packaging. The order number is formed by a combination of the following for device number, speed option (if applicable), packaging, and screening.





Western Area Sales Office: 12930D Saratoga Ave. Saratoga, CA 95070

(408) 996-2060

**Eastern Area Sales Office:** 

5680 Peachtree Parkway, Suite E Norcross, GA 30092

(404) 446-7353

**Southwestern Regional Sales Office:** 575 Anton Blvd., 3rd Floor

Costa Mesa, CA 92626

(714) 432-6396

	D 4 4 6-1- 066	DII SALES KI	EPRESENTATIVES	f	
Alabama .	Eastern Area Sales Office (404) 446-7353	Maine :	Coakley, Boyd & Abbett (617) 444-5470	Oregon	ES/Chase (503) 292-8840
Alaska	Western Area Sales Office (408) 996-2060	Maryland	Eastern Area Sales Office (404) 446-7353	Pennsylvania Eastern	Eastern Area Sales Office
Arizona	Compass Marketing (602) 996-0635	Massachusetts	Coakley, Boyd & Abbett (617) 444-5470	Western	(404) 446-7353 Hester Associates (412) 285-1313
Arkansas	Nova Marketing (214) 750-6082	Michigan	Tritech Sales (313) 553-3370	Rhode Island	Coakley, Boyd & Abbett (617) 444-5470
California •			(616) 382-5570		, ,
Northern	Brooks Technical Group (415) 960-3880	Minnesota	Cahill, Schmitz & Cahill (612) 646-7217	South Carolina	Eastern Area Sales Office (404) 446-7353
Southern San Diego Co.	SW Regional Sales Office (714) 432-6396 Littlefield & Smith	Mississippi	Eastern Area Sales Office	South Dakota	Cahill, Schmitz & Cahill (612) 646-7217
-	(619) 455-0055	Missouri	(404) 446-7353 Western Area Sales Office	Tennessee	Eastern Area Sales Office (404) 446-7353
Colorado	Western Area Sales Office (408) 996-2060	Montana	(408) 996-2060 ES/Chase	Texas	Nova Marketing
Connecticut	Coakley, Boyd & Abbett (203) 239-6217		(503) 292-8840	El Paso Co.	(214) 750-6082 Compass Marketing (602) 996-0635
Delaware	Eastern Area Sales Office (404) 446-7353	Nebraska	Western Area Sales Office (408) 996-2060	Utah	Harris/CSI Inc.
District of Columbia	Eastern Area Sales Office (404) 446-7353	Nevada  Clark Co. only	Brooks Technical Group (415) 960-3880 SW Regional Sales Office	Vermont	(801) 467-2299  Coakley, Boyd & Abbett (617) 444-5470
Florida	Eastern Area Sales Office (404) 446-7353		(714) 432-6396	Virginia	Eastern Area Sales Office (404) 446-7353
Georgia	Eastern Area Sales Office (404) 446-7353	New Hampshire	Coakley, Boyd & Abbett (617) 444-5470	Washington	ES/Chase
Hawaii	Brooks Technical Group (415) 960-3880	New Jersey Northern	ERA Inc. (800) 645-5500	West Virginia	(206) 823-9535 Hester Associates
Idaho	ES/Chase	Southern	Eastern Area Sales Office (404) 446-7353		(513) 866-6699 (412) 285-1313
Illinois	(503) 292-8840 Phase II Marketing (312) 806-1330	New Mexico	Compass Marketing (505) 888-0800	Wisconsin Western	Cahill, Schmitz & Cahill (612) 646-7217
Indiana	Tritech Sales (313) 553-3370	New York Westchester Co.	ERA Inc.	Eastern	Phase II Marketing (414) 272-1401
Iowa	Cahill, Schmitz & Howe (319) 377-8219	& Long Island Upstate NY	(516) 543-0510 Alan Lupton Associates (716) 381-4800	Wyoming	Western Area Sales Office (408) 996-2060
Kansas	Western Area Sales Office (408) 996-2060	North Carolina	Eastern Area Sales Office (404) 446-7353	Canada	Electronic Sales Professionals
Vantualiu		North Dakota	Cahill, Schmitz & Cahill		(613) 236-1221
Kentucky Eastern	Hester Associates		(612) 646-7217		(416) 626-8221
Lasiciii	(513) 866-6699	Ohio		P.C. only	(514) 691-8129 Wastern Area Salas Office
Western	Tritech Sales (313) 553-3370	Ohio	Hester Associates (216) 247-6655 (513) 866-6699	B.C. only	Western Area Sales Office (408) 996-2060
Louisiana	Nova Marketing (214) 750-6082	Oklahoma	Nova Marketing (918) 660-5105	Israel	Tritech Ltd. (972) 3-498802 or (972) 3-497816

1050 N.W. COMPTON DRIVE Beaverton, OR 97006 (503) 629-5490

The information in this document has been carefully checked and is believed to be accurate. BIT does not assume any responsibility for its use, nore for any infringements of patents or rights of third parties wh may result from its use. No circuit patent rights are implied. BIT reserves the right to make changes to the specifications in order to improve design or performance characteristics. ®DEC and VAX are register trademarks of Digital Equipment Corporation.

Copyright © 1987/1988 E

MKTG-D009