

14-BIT 1:2 REGISTERED BUFFER WITH PARITY

IDT74SSTU32D869

FEATURES:

- 1.8V Operation
- · Designed to drive low impedance nets
- SSTL_18 style clock and data inputs
- · Differential CLK input
- Control inputs compatible with LVCMOS levels
- · Center input architecture for optimum PCB design
- · Latch-up performance exceeds 100mA
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- Available in 150-pin CTBGA package

APPLICATIONS:

- Along with CSPU877/A/D DDR2 PLL, provides complete solution for DDR2 DIMMs
- Optimized for DDR2-400/533 [PC2-3200/4300] Raw card L

DESCRIPTION:

The SSTU32D869 is a 14-bit 1:2 configurable registered buffer designed for 1.7V to 1.9V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8V CMOS drivers that have been optimized to drive the DDR2 DIMM load.

The SSTU32D869 operates from a differential clock (CLK and $\overline{\text{CLK}}$). Data are registered at the crossing of CLK going high and $\overline{\text{CLK}}$ going low.

The SSTU32D869 includes a parity checking function. The SSTU32D869 accepts parity bits from the memory controller at its input pins PARIN[1:2], compares it with the data received on the D-inputs, and indicates whether a parity error has occured on its open-drain $\hline PTYERR[1:2] pins (active low). \\ When used as a single device, the C1 inputs are tied low. In this configuration, the partial-parity-out (PPO[1:2]) and <math display="block"> \hline PTYERR[1:2] signals are produced two clock cycles after the corresponding data output. When used in pairs, the C1 inputs of the first register are tied low and the C1 inputs of the second register are tied high. The <math display="block"> \hline PTYERR[1:2]$ outputs of the first SSTU32D869 is left floating and the valid error information is latched on the $\hline PTYERR[1:2]$ outputs of the second SSTU32D869 .

This device supports low-power standby operation. When the reset input (\overline{RESET}) is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when \overline{RESET} is low all registers are reset, and all outputs are forced low. The LVCMOS \overline{RESET} and Cx inputs must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.


In the DDR2 DIMM application, $\overline{\text{RESET}}$ is specified to be completely asynchronous with respect to CLK and $\overline{\text{CLK}}$. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of a reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of $\overline{\text{RESET}}$ until the input receivers are fully enabled, the design of the SSTU32D869 must ensure that the outputs will remain low, thus ensuring no glitches on the outputs.

The device monitors the \overline{DCS} input and will gate the Qn outputs from changing states when \overline{DCS} is high. If the \overline{DCS} input is low, the Qn outputs will function normally. The \overline{RESET} input has priority over the \overline{DCS} control and will force the Qn outputs low and the $\overline{PTYERR[1:2]}$ outputs high. The EF[0:3] inputs control the driver strength and slew rate for both the A and B outputs independently.

This device also supports low-power active operation by monitoring both system chip select (\overline{DCS} and \overline{CSR}) inputs and will fate the Qn and PPO outputs from changing states when both \overline{DCS} and \overline{CSR} inputs are high. If either \overline{DCS} and \overline{CSR} input is low, the Qn and PPO outputs will function normally. Also, if the \overline{DCS} and \overline{CSR} are high, the device will gate the $\overline{PTYERR[1:2]}$ outputs from changing states. If the \overline{DCS} and \overline{CSR} are low, the $\overline{PTYERR[1:2]}$ will function normally. The \overline{RESET} input has priority over the \overline{DCS} and \overline{CSR} control. When driven low, they will force the Qn and PPO outputs low and the $\overline{PTYERR[1:2]}$ outputs high. If the \overline{DCS} control functionality is not desired, then the \overline{CSR} input can be hard-wired to ground, in which case the setup-time requirement for the \overline{DCS} would be the same as for the other D data inputs. To control the low-power mode with \overline{DCS} only, then the \overline{CSR} input should be pulled up to VDD through a pullup resistor.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM (1:2)



NOTE

1. This range does not include D1, D4, and D7, and their corresponding outputs.

PIN CONFIGURATION(1)


	1	2	3	4	5	6	7	8	9	10	11
Α	NB	VDD	EF0	PPO2	GND	VREF	GND	PARIN2	EF1	VDD	PYTERR2
В	VDD	NB	VDD	GND	GND	GND	GND	GND	VDD	NB	VDD
С	QCKEA	VDD	NB	GND	NB	GND	NB	GND	NB	VDD	QCKEB
D	Q2A	VDD	GND	NB	DCKE	NB	D2	NB	GND	VDD	Q2B
Е	Q3A	VDD	NB	D3	NB	NC	NB	DODT	NB	C1	Q3B
F	QODTA	VDD	GND	NB	NC	NB	NC	NB	GND	VDD	QODTB
G	Q5A	VDD	GND	D5	NB	CLK	NB	D6	GND	VDD	Q5B
Н	Q6A	NB	GND	NB	NC	NB	NC	NB	GND	NB	Q6B
J	QCSA	VDD	NB	NC	NB	RST	NB	CSR	NB	VDD	QCSB
K	VDD	VDD	GND	GND	NB	NB	NB	GND	VDD	VDD	VDD
L	Q8A	VDD	NB	DCS	NB	CLK	NB	D8	NB	VDD	Q8B
М	Q9A	NB	GND	NB	NC	NB	NC	NB	GND	NB	Q9B
N	Q10A	VDD	GND	D9	NB	NC	NB	D10	GND	VDD	Q10B
Р	Q11A	VDD	GND	NB	NC	NB	NC	NB	GND	VDD	Q11B
R	Q12A	C1	NB	D11	NB	NC	NB	D12	NB	VDD	Q12B
Т	Q13A	VDD	GND	NB	D13	NB	D14	NB	GND	VDD	Q13B
U	Q14A	VDD	NB	GND	NB	GND	NB	GND	NB	VDD	Q14B
٧	VDD	NB	VDD	GND	GND	GND	GND	GND	VDD	NB	VDD
W	PYTERR1	VDD	EF2	PARIN1	GND	VREF	GND	PPO1	EF3	VDD	NB

150-BALL CTBGA TOP VIEW

NOTE

1. The symmetrical center input design allows the front and back register of a pair to share the same pinout. This keeps the component library simple.

150 BALL CTBGA PACKAGE ATTRIBUTES



000000000 000000 В С D Ε \bigcirc F \bigcirc 000 \bigcirc G \bigcirc Н J Κ L \bigcirc Ν Ρ R U ٧ 000000 0000

11 10 9 8 7 6 5 4 3 2 1

TOP VIEW

BOTTOM VIEW



FUNCTION TABLE (EACH FLIP-FLOP) (1)

				Qx	QCSx	QODTx, QCKEx		
RESET	DCS	CSR	CLK	CLK	Dx, DODT, DCKE	Outputs	Output	Outputs
Н	L	L	↑	+	L	L	L	L
Н	L	L	↑	\downarrow	Н	Н	L	Н
Н	L	L	L or H	L or H	Χ	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾
Н	L	Н	↑	\downarrow	L	L	L	L
Н	L	Н	↑	\downarrow	Н	Н	L	Н
Н	L	Н	L or H	L or H	Χ	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾
Н	Н	L	↑	\downarrow	L	L	Н	L
Н	Н	L	↑	\downarrow	Н	Н	Н	Н
Н	Н	L	L or H	L or H	Χ	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾
Н	Н	Н		\downarrow	L	Q ₀ ⁽²⁾	Н	L
Н	Н	Н	↑	\downarrow	Н	Q ₀ ⁽²⁾	Н	Н
Н	Н	Н	L or H	L or H	Χ	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾
L	X or Floating	X or Floating	XorFloating	X or Floating	X or Floating	L	L	L

NOTES:


- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - ↑ = LOW to HIGH
 - ↓ = HIGH to LOW
- 2. Output level before the indicated steady-state conditions were established.

PARITY AND STANDBY FUNCTION TABLE(1)

		Outputs						
RESET	DCS	CSR	CLK	CLK	Σ of Inputs = H (D1 - D14) ⁽²⁾	PAR_IN ⁽³⁾	PPO ^(3,4)	PTYERR(3,5)
Н	L	Χ	↑	\	Even	L	L	Н
Н	L	Χ	↑	\downarrow	Odd	L	Н	L
Н	L	Χ	↑	\downarrow	Even	Н	Н	L
Н	L	Χ	↑	\downarrow	Odd	Н	L	Н
Н	Х	L	↑	\downarrow	Even	L	L	Н
Н	Х	L	↑	\downarrow	Odd	L	Н	L
Н	Х	L	↑	\downarrow	Even	Н	Н	L
Н	Х	L	↑	\rightarrow	Odd	Н	L	Н
Н	Н	Н	↑	\downarrow	Χ	Χ	PPO ₀	PTYERR ₀
Н	Х	Χ	L or H	L or H	Χ	Х	PPO ₀	PTYERR ₀
L	X or Floating	XorFloating	L	Н				

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - ↑ = LOW to HIGH
 - \downarrow = HIGH to LOW
- 2. This range does not include D1, D4, and D7.
- 3. PARIN1 is used to generate PPO1 and PTYERR1. PARIN2 is used to generate PPO2 and PTYERR2.
- 4. PAR_IN arrives one clock cycle (C1 = 0), or two clock cycles (C1 = 1), after the data to which it applies.
- 5. This transition assumes PTYERR[1:2] is HIGH at the crossing of CLK going HIGH and CLK going LOW. If PTYERR[1:2] is LOW, it stays latched LOW for two clock cycles or until RESET is driven LOW.


REGISTER TIMING



Timing Diagram for the First SSTU32D869 Device, C1 = 0

- 1. This range does not include D1, D4, and D7, and their corresponding outputs.
- 2. PAR_IN1 is used to generate PPO1 and PTYERR1. PAR_IN2 is used to generate PPO2 and PTYERR2.


REGISTER TIMING



Timing Diagram for the Second SSTU32D869 Device Used in a Pair; C1 = 1

- 1. This range does not include D1, D4, and D7, and their corresponding outputs.
- 2. PAR_IN1 is used to generate PPO1 and PTYERR1. PAR_IN2 is used to generate PPO2 and PTYERR2.

PARITY LOGIC DIAGRAM



- 1. This function holds the error for two cycles. See REGISTER TIMING diagram. 2. PAR_IN1 is used to generate $\overline{\text{PTYERR1}}$. PAR_IN2 is used to generate $\overline{\text{PTYERR2}}$.

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description		Max.	Unit
Vdd	Supply Voltage Range	-0.5 to 2.5	V	
VI ^(2,3)	Input Voltage Range		-0.5 to 2.5	V
Vo ^(2,3)	Output Voltage Range		-0.5 to VDD +0.5	V
lık	Input Clamp Current VI < 0		±50	mA
		VI > VDD		
Іок	Output Clamp Current	Vo < 0	±50	mA
		Vo > Vdd		
lo	Continuous Output Cur	rent,	±50	mA
	Vo = 0 to VDD			
VDD	Continuous Current through each		±100	mA
	VDD or GND			
Tstg	Storage Temperature R	ange	-65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation
 of the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
- 3. This value is limited to 2.5V maximum.

MODE SELECT

C1	Device Mode		
0	Single Device, Front		
1	Second Device in Pair, Back		

OUTPUT CONTROL

EF0, ⁽¹⁾ EF3	EF1, ⁽¹⁾ EF2	Output
0	0	Standard Drive, Higher Slew
0	1	Standard Drive, Standard Slew
1	0	Higher Drive, Higher Slew
1	1	Higher Drive, Standard Slew

NOTE

1. EF0 and EF2 control QA outputs; EF1 and EF3 control QB outputs.

TERMINAL FUNCTIONS

Signal	Terminal		
Group	Name	Туре	Description
Ungated Inputs	DCKE, DODT	SSTL_18	DRAM function pins not associated with Chip Select
Chip Select Gated Inputs	D1:D14 ⁽¹⁾	SSTL_18	DRAM inputs, re-driven only when Chip Select is LOW
Chip Select Inputs	DCS	SSTL_18	DRAM Chip Select signals. These pins initiate DRAM address/command decodes, and as such at least one will be LOW when a valid address/command is present. The register can be programmed to re-drive all D-inputs only (CSR HIGH) when at least one Chip Select input is LOW.
Re-Driven Outputs	Pe-Driven Outputs Q1A:Q14A ⁽¹⁾ Q1B:Q14B ⁽¹⁾ QCSA, B QCKEA, B QODTA, B QODTA, B Q1A:Q14A ⁽¹⁾ Q1B:Q14B ⁽¹⁾ Q1B:Q14B ⁽¹⁾ QTB:Q14B ⁽¹⁾ QCSA, B QCKEA, B QODTA, B		Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock
Parity Input	PARIN1, PARIN2	SSTL_18	Input parity is received on pin PARIN, and should maintain odd parity across the D1:D14 inputs, at the rising edge of the clock
Partial Parity Output	PPO1, PPO2	SSTL_18	PPO1 of the front register is connected to PAR_IN1 of the back register, and PPO2 to PAR_IN2, respectively.
Parity Error Output	PTYERR1, PTYERR2	Open Drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs. PTYERR will be active for two clock cycles, and delayed by an additional clock cycle for compatibility with final parity out timing on the industry-standard DDR-II register with parity (in JEDEC definition).
Program Inputs	CSR	SSTL_18	Chip Select Gate Enable. When HIGH, the D1:D14 inputs will be latched only when at least one Chip Select input is LOW during the rising edge of the clock. When LOW, the D1:D14 inputs will be latched and redriven on every rising edge of the clock.
Clock Inputs	CLK, CLK	SSTL_18	Differential master clock input pair to the register. The register operation is triggered by a rising edge on the positive clock input (CLK).
	C1	1.8V LVCMOS	Configuration Pins. When C1 is LOW, the register is used as a single register, or as the first register when used in pairs. When C1 is HIGH, the register is used as the second register in a pair.
Miscellaneous	EF0:EF3	1.8V LVCMOS	Output Control
Inputs	RESET	1.8V LVCMOS	Asynchronous Reset Input. When LOW, it causes a reset of the internal latches, thereby forcing the outputs LOW. RESET also resets the PTYERR signal.
	Vref	0.9V nominal	Input reference voltage for SSTL_18 inputs. Two pins (internally tied together) are used for increased reliability.

^{1.} This range does not include D1, D4, and D7, and their corresponding outputs.

OPERATING CHARACTERISTICS, TA = 25°C (1,2)

Symbol	Parameter	Min.	Тур.	Max.	Unit	
Vdd	Supply Voltage	1.7	_	1.9	V	
Vref	Reference Voltage		0.49 * VDD	0.5 * Vdd	0.51 * Vdd	V
VTT	Termination Voltage		VREF-40mV	Vref	Vref+ 40mV	V
Vı	Input Voltage		0	_	Vdd	V
VIH	AC High-Level Input Voltage	Data Inputs	VREF+ 250mV	_	_	V
VIL	AC Low-Level Input Voltage	Data Inputs	_	_	VREF-250mV	V
ViH	DC High-Level Input Voltage	Data Inputs	VREF+ 125mV	_	_	V
VIL	DC Low-Level Input Voltage	Data Inputs	_	_	VREF-125mV	V
VIH	High-Level Input Voltage	RESET, Cx	0.65 * Vdd	_	_	V
VIL	Low-Level Input Voltage	RESET, Cx	_	_	0.35 * Vdd	V
Vicr	Common Mode Input Voltage	CLK, CLK	0.675	_	1.125	V
Vid	Differential Input Voltage	CLK, CLK	600	_	_	mV
Іон	High-Level Output Current		_	_	-8	mA
lol	Low-Level Output Current	_	_	+8	mA	
TA	Operating Free-Air Temperature		0	_	70	°C

NOTES:

- 1. The RESET and Cx inputs of the device must be held at valid levels (not floating) to ensure proper device operation.
- 2. The differential inputs must not be floating unless $\overline{\text{RESET}}$ is LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: $TA = 0^{\circ}C$ to $+70^{\circ}C$, $VDD = 1.8V \pm 0.1V$

Symbol **Parameter Test Conditions** Min. Тур. Max. Unit Vон VDD = 1.7V to 1.9V. IOH = -6 mA1.2 _ Vol VDD = 1.7V to 1.9V, IOL = +6 mA0.5 VI = VDD or GND ±5 lı **All Inputs** μΑ _ _ IDD Static Standby IO = 0, VDD = 1.9V, $\overline{RESET} = GND$ 200 μΑ IO = 0, VDD = 1.9V, $\overline{RESET} = VDD$, VI = VIH (AC) or VIL (AC)Static Operating 80 mΑ IO = 0, VDD = 1.8V, $\overline{RESET} = VDD$, VI = VIH (AC) or VIL (AC), Dynamic Operating μA/Clock **I**DDD CLK and CLK Switching 50% Duty Cycle. (Clock Only) MHz Dynamic Operating IO = 0, VDD = 1.8V, $\overline{RESET} = VDD$, VI = VIH (AC) or VIL (AC), μA/Clock 1:2 Mode, CLK and CLK Switching at 50% Duty Cycle. MHz/Data (Per Each Data Input) One Data Input Switching at Half Clock Frequency, 50% Duty Cycle. Input Data Inputs $V_I = V_{REF} \pm 250 mV$ 2.5 4 DCSn / CSR $V_I = V_{REF} \pm 250 \text{mV}$ 4 6 CLK and $\overline{\text{CLK}}$ Cı VICR = 0.9V, VID = 600mV4 6 pF RESET $V_{I} = V_{DD}$ or GND2 6 Parity Inputs $VI = VREF \pm 250mV$ 2 3

SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED) (1)

		$V_{DD} = 1.8V \pm 0.1V$		
Symbol	Parameter	Min	Max.	Unit
fMAX	Max Input Clock Frequency	340	_	MHz
tpdм ⁽²⁾	CLK and CLK to Q	1.41	2.15	ns
tl:H	LOW to HIGH Delay, CLK and CLK to PTYERR	1.2	3	ns
thL	HIGH to LOW Delay, CLK and CLK to PTYERR	1	3	ns
tplH	LOW to HIGH Propagation Delay, RESET to PTYERR	_	3	ns
tPDMSS ^(2,3)	CLK and CLK to Q (simultaneous switching)	_	2.25	ns
trphl	RESET to Q	_	3	ns
dV/dt_r	Output slew rate from 20% to 80%	1	4	V/ns
dV/dt_f	Output slew rate from 20% to 80%	1	4	V/ns
dV/dt_Δ ⁽⁴⁾	Output slew rate from 20% to 80%	_	1	V/ns

NOTES:


- 1. See TEST CIRCUITS AND WAVEFORMS.
- 2. Includes 350ps of test load transmission line delay.
- 3. This parameter is not production tested.
- 4. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).


TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

			VDD = 1.8		
Symbol	Parameter		Min.	Max.	Unit
fclock	Clock Frequenc	су		340	MHz
tw	Pulse Duration	, CLK, CLK HIGH or LOW	1		ns
tact ^(1,2)	Differential Inpu	ts Active Time		10	ns
tinact ^(1,3)	Differential Inpu	ts Inactive Time	_	15	ns
		DCS before CLK↑, CLK↓, CSR HIGH	0.5	_	
tsu	SetupTime	DCS before CLK↑, CLK↓, CSR LOW	0.3	-	ns
		DODT, CSR, Data, and DCKE before CLK↑, CLK↓	0.3	_	
tн	Hold Time	Data, DCS, CSR, DCKE, and DODT after CLK↑, CLK↓	0.3	_	ns


- 1. This parameter is not production tested.
- 2. Data and VREF inputs must be low a minimum time of tact max, after RESET is taken HIGH.
- 3. Data, VREF, and clock inputs must be held at valid levels (not floating) a minimum time of tINACT max, after RESET is taken LOW.

TEST CIRCUITS AND WAVEFORMS (VDD = 1.8V ± 0.1V)







Voltage and Current Waveforms Inputs Active and Inactive Times




Voltage Waveforms - Pulse Duration



Voltage Waveforms - Setup and Hold Times




Voltage Waveforms - Propagation Delay Times




Voltage Waveforms - Propagation Delay Times

- 1. CL includes probe and jig capacitance.
- 2. IDD tested with clock and data inputs held at VDD or GND, and Io = 0mA
- 3. All input pulses are supplied by generators having the following characteristics: PRR ≤10MHz, Zo = 50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. VTT = VREF = VDD/2
- 6. Vih = VREF + 250mV (AC voltage levels) for differential inputs. Vih = VDD for LVCMOS input.
- 7. VIL = VREF 250mV (AC voltage levels) for differential inputs. VIL = GND for LVCMOS input.
- 8. VID = 600mV.
- 9. tplh and tphL are the same as tppm.


TEST CIRCUITS AND WAVEFORMS (VDD = 1.8V ± 0.1V)




Load Circuit: High-to-Low Slew-Rate



Voltage Waveforms: High-to-Low Slew-Rate




Load Circuit: Low-to-High Slew-Rate




Voltage Waveforms: Low-to-High Slew-Rate

- 1. CL includes probe and jig capacitance.
- 2. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Zo = 50 Ω , input slew rate = 1 V/ns \pm 20% (unless otherwise specified).


TEST CIRCUITS AND WAVEFORMS (VDD = 1.8V ± 0.1V)




Load Circuit: PTYERR Output



Voltage Waveforms: Open Drain Output Low-to-High Transition Time




Voltage Waveforms: Open Drain Output High-to-Low Transition Time



Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with Respect to Clock Inputs)

- 1. CL includes probe and jig capacitance.
- 2. All input pulses are supplied by generators having the following characteristics: PRR ≤10MHz, Zo = 50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).

ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459